Zy8K(K3forlinx,ok3588-cforlinx,fet3588-crockchip,rk3588 +7Forlinx OK3588-C Boardaliases=/pinctrl/gpio@fd8a0000C/pinctrl/gpio@fec20000I/pinctrl/gpio@fec30000O/pinctrl/gpio@fec40000U/pinctrl/gpio@fec50000[/i2c@fd880000`/i2c@fea90000e/i2c@feaa0000j/i2c@feab0000o/i2c@feac0000t/i2c@fead0000y/i2c@fec80000~/i2c@fec90000/i2c@feca0000/serial@fd890000/serial@feb40000/serial@feb50000/serial@feb60000/serial@feb70000/serial@feb80000/serial@feb90000/serial@feba0000/serial@febb0000/serial@febc0000/spi@feb00000/spi@feb10000/spi@feb20000/spi@feb30000/spi@fecb0000/mmc@fe2e0000/ethernet@fe1b0000/ethernet@fe1c0000 /mmc@fe2c0000cpus+cpu-mapcluster0core0core1core2core3cluster1core0core1cluster2core0core1 cpu@0cpuarm,cortex-a55#psci1D K [0,p @@  &1<cpu@100cpuarm,cortex-a55#psci1D p @@ &1<cpu@200cpuarm,cortex-a55#psci1D p @@ &1<cpu@300cpuarm,cortex-a55#psci1D p @@ &1<cpu@400cpuarm,cortex-a76#psci1D K [0,p @@&1<cpu@500cpuarm,cortex-a76#psci1D p @@&1<cpu@600cpuarm,cortex-a76#psci1D K [0,p @@&1<cpu@700cpuarm,cortex-a76#psci1D p @@&1< idle-statesDpscicpu-sleeparm,idle-stateQbydx< l2-cache-l0cache@< l2-cache-l1cache@<l2-cache-l2cache@<l2-cache-l3cache@<l2-cache-b0cache@<l2-cache-b1cache@<l2-cache-b2cache@<l2-cache-b3cache@<l3-cachecache0@<display-subsystemrockchip,display-subsystemfirmwareopteelinaro,optee-tz*smcscmi arm,scmi-smc˂+protocol@14< protocol@16pmu-a55arm,cortex-a55-pmupmu-a76arm,cortex-a76-pmupsci arm,psci-1.0*smcclock-0 fixed-clock)׫splltimerarm,armv8-timerP    %$sec-physphysvirthyp-physhyp-virtclock-1 fixed-clockn6xin24mclock-2 fixed-clockxin32kreserved-memory+4shmem@10f000arm,scmi-shmem;<gpu@fb000000*rockchip,rk3588-maliarm,mali-valhall-csf K [ DBcorecoregroupstacks 0\]^ $jobmmugpuN \okay!c"<usb@fc000000rockchip,rk3588-dwc3snps,dwc3@DBref_clksuspend_clkbus_clkootg w#$|usb2-phyusb3-phy utmi_wideN R  \disabledusb@fc800000"rockchip,rk3588-ehcigeneric-ehciD%w&|usbN \okayusb@fc840000"rockchip,rk3588-ohcigeneric-ohciD%w&|usbN \okayusb@fc880000"rockchip,rk3588-ehcigeneric-ehciD'w(|usbN \okayusb@fc8c0000"rockchip,rk3588-ohcigeneric-ohciD'w(|usbN \okayusb@fcd00000rockchip,rk3588-dwc3snps,dwc3@(Djihkr&Bref_clksuspend_clkbus_clkutmipipeohostw) |usb3-phy utmi_wide4 B \disablediommu@fc900000 arm,smmu-v3 @qsvo$eventqgerrorpriqcmdq-sync\ \disablediommu@fcb00000 arm,smmu-v3 @}{$eventqgerrorpriqcmdq-sync\ \disabledsyscon@fd58a000)rockchip,rk3588-pmugrfsysconsimple-mfdX<msyscon@fd58c000rockchip,rk3588-sys-grfsysconX<hsyscon@fd5a4000rockchip,rk3588-vop-grfsysconZ@ <isyscon@fd5a6000rockchip,rk3588-vo0-grfsysconZ` D<syscon@fd5a8000rockchip,rk3588-vo1-grfsysconZ@D<jsyscon@fd5ac000rockchip,rk3588-usb-grfsysconZ@<syscon@fd5b0000rockchip,rk3588-php-grfsyscon[<*syscon@fd5bc000$rockchip,rk3588-pipe-phy-grfsyscon[<syscon@fd5c4000$rockchip,rk3588-pipe-phy-grfsyscon\@<syscon@fd5c8000$rockchip,rk3588-usbdpphy-grfsyscon\@<syscon@fd5d0000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@+<usb2phy@0rockchip,rk3588-usb2phyDBphyclk usb480m_phy0miphyapb \disabled<otg-portu \disabled<#syscon@fd5d8000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@+usb2phy@8000rockchip,rk3588-usb2phyDBphyclk usb480m_phy2oiphyapb\okay<%host-portu\okay<&syscon@fd5dc000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@+usb2phy@c000rockchip,rk3588-usb2phyDBphyclk usb480m_phy3p iphyapb\okay<'host-portu\okay<(syscon@fd5e0000$rockchip,rk3588-hdptxphy-grfsyscon^<syscon@fd5f0000rockchip,rk3588-iocsyscon_<sram@fd600000 mmio-sram`4`+clock-controller@fd7c0000rockchip,rk3588-cru|K]q@[A.2Fq)׫ׄe/ׄ eZ р *<i2c@fd880000(rockchip,rk3588-i2crockchip,rk3399-i2c=Dts Bi2cpclk+default+\okayregulator@42rockchip,rk8602Bvdd_cpu_big0_s0dp'<,<regulator-state-memGregulator@43 rockchip,rk8603rockchip,rk8602Cvdd_cpu_big1_s0dp'<,<regulator-state-memGserial@fd890000&rockchip,rk3588-uartsnps,dw-apb-uartKDBbaudclkapb_pclk`--etxrx.defaultoy \disabledpwm@fd8b0000(rockchip,rk3588-pwmrockchip,rk3328-pwmD Bpwmpclk/default \disabledpwm@fd8b0010(rockchip,rk3588-pwmrockchip,rk3328-pwmD Bpwmpclk0default \disabledpwm@fd8b0020(rockchip,rk3588-pwmrockchip,rk3328-pwm D Bpwmpclk1default\okay<pwm@fd8b0030(rockchip,rk3588-pwmrockchip,rk3328-pwm0D Bpwmpclk2default \disabledpower-management@fd8d8000&rockchip,rk3588-pmusysconsimple-mfd<kpower-controller!rockchip,rk3588-power-controller+\okay< power-domain@8+power-domain@9  D!#" 345+power-domain@10 D!#"6power-domain@11 D!#"7power-domain@12 D89:;power-domain@13 +power-domain@14(D<power-domain@15 D=power-domain@16D >?@+power-domain@17 D ABCpower-domain@21D DEFGHIJK+power-domain@23DCALpower-domain@14 D<power-domain@15D=power-domain@22DMpower-domain@24D[Z]NO+power-domain@258DZPpower-domain@268DQQRpower-domain@270DSTUV+power-domain@28 DWXpower-domain@29(DYZpower-domain@30Dz{[power-domain@31@DW\]^_power-domain@33!DWZ[power-domain@34"DWZ[power-domain@37%D2`power-domain@38&D45power-domain@40(avideo-codec@fdb50000+rockchip,rk3588-vpu121rockchip,rk3568-vpuw$vdpuD BaclkhclkbN iommu@fdb50800,rockchip,rk3588-iommurockchip,rk3568-iommu@v BaclkifaceDN \<brga@fdb80000(rockchip,rk3588-rgarockchip,rk3288-rgatDBaclkhclksclkrqp icoreaxiahbN video-codec@fdba0000rockchip,rk3588-vepu121zD BaclkhclkcN iommu@fdba0800,rockchip,rk3588-iommurockchip,rk3568-iommu@yD BaclkifaceN \<cvideo-codec@fdba4000rockchip,rk3588-vepu121@|D BaclkhclkdN iommu@fdba4800,rockchip,rk3588-iommurockchip,rk3568-iommuH@{D BaclkifaceN \<dvideo-codec@fdba8000rockchip,rk3588-vepu121~D BaclkhclkeN iommu@fdba8800,rockchip,rk3588-iommurockchip,rk3568-iommu@}D BaclkifaceN \<evideo-codec@fdbac000rockchip,rk3588-vepu121D BaclkhclkfN iommu@fdbac800,rockchip,rk3588-iommurockchip,rk3568-iommu@D BaclkifaceN \<fvideo-codec@fdc70000rockchip,rk3588-av1-vpul$vdpuKAC[ׄׄDAC BaclkhclkN  vop@fdd90000rockchip,rk3588-vop BPvopgamma-lut8D]\abcd[7Baclkhclkdclk_vp0dclk_vp1dclk_vp2dclk_vp3pclk_vopgN hijk \disabledports+<port@0+port@1+port@2+port@3+iommu@fdd97e00,rockchip,rk3588-iommurockchip,rk3568-iommu ~D]\ Baclkiface\N  \disabled<gi2s@fddc0000rockchip,rk3588-i2s-tdmDBmclk_txmclk_rxhclkK`letxN itx-m \disabledi2s@fddf0000rockchip,rk3588-i2s-tdmD445Bmclk_txmclk_rxhclkK1`letxN itx-m \disabledi2s@fddfc000rockchip,rk3588-i2s-tdmD00,Bmclk_txmclk_rxhclkK-`lerxN irx-m \disabledqos@fdf35000rockchip,rk3588-qossysconP <8qos@fdf35200rockchip,rk3588-qossysconR <9qos@fdf35400rockchip,rk3588-qossysconT <:qos@fdf35600rockchip,rk3588-qossysconV <;qos@fdf36000rockchip,rk3588-qossyscon` <[qos@fdf39000rockchip,rk3588-qossyscon <`qos@fdf3d800rockchip,rk3588-qossyscon <aqos@fdf3e000rockchip,rk3588-qossyscon <]qos@fdf3e200rockchip,rk3588-qossyscon <\qos@fdf3e400rockchip,rk3588-qossyscon <^qos@fdf3e600rockchip,rk3588-qossyscon <_qos@fdf40000rockchip,rk3588-qossyscon <Yqos@fdf40200rockchip,rk3588-qossyscon <Zqos@fdf40400rockchip,rk3588-qossyscon <Sqos@fdf40500rockchip,rk3588-qossyscon <Tqos@fdf40600rockchip,rk3588-qossyscon <Uqos@fdf40800rockchip,rk3588-qossyscon <Vqos@fdf41000rockchip,rk3588-qossyscon <Wqos@fdf41100rockchip,rk3588-qossyscon <Xqos@fdf60000rockchip,rk3588-qossyscon <>qos@fdf60200rockchip,rk3588-qossyscon <?qos@fdf60400rockchip,rk3588-qossyscon <@qos@fdf61000rockchip,rk3588-qossyscon <Aqos@fdf61200rockchip,rk3588-qossyscon <Bqos@fdf61400rockchip,rk3588-qossyscon <Cqos@fdf62000rockchip,rk3588-qossyscon <<qos@fdf63000rockchip,rk3588-qossyscon0 <=qos@fdf64000rockchip,rk3588-qossyscon@ <Lqos@fdf66000rockchip,rk3588-qossyscon` <Dqos@fdf66200rockchip,rk3588-qossysconb <Eqos@fdf66400rockchip,rk3588-qossyscond <Fqos@fdf66600rockchip,rk3588-qossysconf <Gqos@fdf66800rockchip,rk3588-qossysconh <Hqos@fdf66a00rockchip,rk3588-qossysconj <Iqos@fdf66c00rockchip,rk3588-qossysconl <Jqos@fdf66e00rockchip,rk3588-qossysconn <Kqos@fdf67000rockchip,rk3588-qossysconp <Mqos@fdf67200rockchip,rk3588-qossysconr qos@fdf70000rockchip,rk3588-qossyscon <6qos@fdf71000rockchip,rk3588-qossyscon <7qos@fdf72000rockchip,rk3588-qossyscon <3qos@fdf72200rockchip,rk3588-qossyscon" <4qos@fdf72400rockchip,rk3588-qossyscon$ <5qos@fdf80000rockchip,rk3588-qossyscon <Pqos@fdf81000rockchip,rk3588-qossyscon <Qqos@fdf81200rockchip,rk3588-qossyscon <Rqos@fdf82000rockchip,rk3588-qossyscon <Nqos@fdf82200rockchip,rk3588-qossyscon" <Odfi@fe060000rockchip,rk3588-dfi@&0:mpcie@fe180000*rockchip,rk3588-pcierockchip,rk3568-pcie0?0DCH>MR)Baclk_mstaclk_slvaclk_dbipclkauxpipepciP$syspmcmsglegacyerr/`BnnnnPap0o0xw) |pcie-phyN "T4 @ @0 @@dbiapbconfig). ipwrpipe+ \disabledlegacy-interrupt-controller <npcie@fe190000*rockchip,rk3588-pcierockchip,rk3568-pcie@O0DDI?NSs)Baclk_mstaclk_slvaclk_dbipclkauxpipepciP$syspmcmsglegacyerr/`BppppPap@o@xwq |pcie-phyN "T4 @ @0 A@dbiapbconfig*/ ipwrpipe+\okaydefaultr stlegacy-interrupt-controller <pethernet@fe1c0000&rockchip,rk3588-gmacsnps,dwmac-4.20a $macirqeth_wake_irq(D67Y^50Bstmmacethclk_mac_refpclk_macaclk_macptp_refN !$ istmmacethh*uvw \okayoutput!x ,rgmii-rxiddefaultyz{|}5D>mdiosnps,dwmac-mdio+ethernet-phy@2ethernet-phy-id001c.c916default~GN W  <xstmmac-axi-configis<urx-queues-config<vqueue0queue1tx-queues-config<wqueue0queue1sata@fe210000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci!(Db_eToBsatapmaliverxoobrefasic+ \disabledsata-port@0@wq |sata-phy  sata@fe230000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci#(DdagVqBsatapmaliverxoobrefasic+ \disabledsata-port@0@w) |sata-phy  spi@fe2b0000 rockchip,sfc+@D/0Bclk_sfchclk_sfc+ \disabledmmc@fe2c00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshc,@ D  Bbiuciuciu-driveciu-sampleрdefaultN (\okay1 BKV^esmmc@fe2d00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshc-@ DBbiuciuciu-driveciu-sample defaultN % \disabledmmc@fe2e0000rockchip,rk3588-dwcmshc.K-., [ n6 (D,*+-.Bcorebusaxiblocktimer default(icorebusaxiblocktimer\okayVi2s@fe470000rockchip,rk3588-i2s-tdmGD+/(Bmclk_txmclk_rxhclkK)-`--etxrxN &*+ itx-mrx-mdefault\okay<i2s@fe480000rockchip,rk3588-i2s-tdmHDy}uBmclk_txmclk_rxhclk`--etxrx^_ itx-mrx-mdefault( \disabledi2s@fe490000(rockchip,rk3588-i2srockchip,rk3066-i2sIDBi2s_clki2s_hclkK`etxrxN &default \disabledi2s@fe4a0000(rockchip,rk3588-i2srockchip,rk3066-i2sJD%Bi2s_clki2s_hclkK"`etxrxN &default \disabledinterrupt-controller@fe600000 arm,gic-v3 `h a84+<msi-controller@fe640000arm,gic-v3-itsd<omsi-controller@fe660000arm,gic-v3-itsf<ppi-partitionsinterrupt-partition-0 <interrupt-partition-1  <dma-controller@fea10000arm,pl330arm,primecell@ VW Dn Bapb_pclk '<-dma-controller@fea30000arm,pl330arm,primecell@ XY Do Bapb_pclk '<i2c@fea90000(rockchip,rk3588-i2crockchip,rk3399-i2cD{ Bi2cpclk>default+\okayregulator@42rockchip,rk8602B vdd_npu_s0dp~'<,regulator-state-memGi2c@feaa0000(rockchip,rk3588-i2crockchip,rk3399-i2cD| Bi2cpclk?default+\okaygpio@23 ti,tca6424# 2 B default Ni2c@feab0000(rockchip,rk3588-i2crockchip,rk3399-i2cD} Bi2cpclk@default+ \disabledi2c@feac0000(rockchip,rk3588-i2crockchip,rk3399-i2cD~ Bi2cpclkAdefault+ \disabledi2c@fead0000(rockchip,rk3588-i2crockchip,rk3399-i2cD Bi2cpclkBdefault+\okayrtc@51 nxp,pcf8563Qtimer@feae0000,rockchip,rk3588-timerrockchip,rk3288-timer !DTW Bpclktimerwatchdog@feaf0000 rockchip,rk3588-wdtsnps,dw-wdtDdc Btclkpclk;spi@feb00000(rockchip,rk3588-spirockchip,rk3066-spiFDBspiclkapb_pclk`--etxrx Y default+ \disabledspi@feb10000(rockchip,rk3588-spirockchip,rk3066-spiGDBspiclkapb_pclk`--etxrx Y default+ \disabledspi@feb20000(rockchip,rk3588-spirockchip,rk3066-spiHDBspiclkapb_pclk`etxrx Ydefault+\okayK[ pmic@0rockchip,rk806 `B@ default r              * 7 2 Bdvs1-null-pins Cgpio_pwrctrl1 Hpin_fun0<dvs2-null-pins Cgpio_pwrctrl2 Hpin_fun0<dvs3-null-pins Cgpio_pwrctrl3 Hpin_fun0<regulatorsdcdc-reg1dp~'0 vdd_gpu_s0 Q<"regulator-state-memGdcdc-reg2dp~'0vdd_cpu_lit_s0<regulator-state-memGdcdc-reg3 L q'0 vdd_log_s0regulator-state-memG m qdcdc-reg4dp~'0 vdd_vdenc_s0regulator-state-memGdcdc-reg5 L '0 vdd_ddr_s0regulator-state-memG m Pdcdc-reg6 vdd2_ddr_s3regulator-state-mem dcdc-reg7'0vdd_2v0_pldo_s3<regulator-state-mem  mdcdc-reg82Z2Z vcc_3v3_s3regulator-state-mem  m2Zdcdc-reg9 vddq_ddr_s0regulator-state-memGdcdc-reg10w@w@ vcc_1v8_s3regulator-state-mem  mw@pldo-reg1w@w@ avcc_1v8_s0<regulator-state-memGpldo-reg2w@w@ vcc_1v8_s0regulator-state-memG mw@pldo-reg3OO avdd_1v2_s0regulator-state-memGpldo-reg42Z2Z'0 vcc_3v3_s0regulator-state-memGpldo-reg5w@2Z'0 vccio_sd_s0<regulator-state-memGpldo-reg6w@w@ pldo6_s3regulator-state-mem  mw@nldo-reg1 q q vdd_0v75_s3regulator-state-mem  m qnldo-reg2 P Pvdd_ddr_pll_s0regulator-state-memG m Pnldo-reg3 q q avdd_0v75_s0<regulator-state-memGnldo-reg4 P P vdd_0v85_s0<regulator-state-memGnldo-reg5 q q vdd_0v75_s0regulator-state-memGspi@feb30000(rockchip,rk3588-spirockchip,rk3066-spiIDBspiclkapb_pclk`etxrx Y default+ \disabledserial@feb40000&rockchip,rk3588-uartsnps,dw-apb-uartLDBbaudclkapb_pclk`-- etxrxdefaultyo \disabledserial@feb50000&rockchip,rk3588-uartsnps,dw-apb-uartMDBbaudclkapb_pclk`- - etxrxdefaultyo\okayserial@feb60000&rockchip,rk3588-uartsnps,dw-apb-uartNDBbaudclkapb_pclk`- - etxrxdefaultyo \disabledserial@feb70000&rockchip,rk3588-uartsnps,dw-apb-uartODBbaudclkapb_pclk` etxrxdefaultyo \disabledserial@feb80000&rockchip,rk3588-uartsnps,dw-apb-uartPDBbaudclkapb_pclk` etxrxdefaultyo \disabledserial@feb90000&rockchip,rk3588-uartsnps,dw-apb-uartQDBbaudclkapb_pclk` etxrxdefaultyo \disabledserial@feba0000&rockchip,rk3588-uartsnps,dw-apb-uartRDBbaudclkapb_pclk`lletxrxdefaultyo \disabledserial@febb0000&rockchip,rk3588-uartsnps,dw-apb-uartSDBbaudclkapb_pclk`l l etxrxdefaultyo \disabledserial@febc0000&rockchip,rk3588-uartsnps,dw-apb-uartTDBbaudclkapb_pclk`l l etxrxdefaultyo \disabledpwm@febd0000(rockchip,rk3588-pwmrockchip,rk3328-pwmDLK Bpwmpclkdefault \disabledpwm@febd0010(rockchip,rk3588-pwmrockchip,rk3328-pwmDLK Bpwmpclkdefault \disabledpwm@febd0020(rockchip,rk3588-pwmrockchip,rk3328-pwm DLK Bpwmpclkdefault \disabledpwm@febd0030(rockchip,rk3588-pwmrockchip,rk3328-pwm0DLK Bpwmpclkdefault \disabledpwm@febe0000(rockchip,rk3588-pwmrockchip,rk3328-pwmDON Bpwmpclkdefault \disabledpwm@febe0010(rockchip,rk3588-pwmrockchip,rk3328-pwmDON Bpwmpclkdefault \disabledpwm@febe0020(rockchip,rk3588-pwmrockchip,rk3328-pwm DON Bpwmpclkdefault \disabledpwm@febe0030(rockchip,rk3588-pwmrockchip,rk3328-pwm0DON Bpwmpclkdefault \disabledpwm@febf0000(rockchip,rk3588-pwmrockchip,rk3328-pwmDRQ Bpwmpclkdefault \disabledpwm@febf0010(rockchip,rk3588-pwmrockchip,rk3328-pwmDRQ Bpwmpclkdefault \disabledpwm@febf0020(rockchip,rk3588-pwmrockchip,rk3328-pwm DRQ Bpwmpclkdefault \disabledpwm@febf0030(rockchip,rk3588-pwmrockchip,rk3328-pwm0DRQ Bpwmpclkdefault \disabledthermal-zonespackage-thermal   tripspackage-crit 8  criticalbigcore0-thermal d  tripsbigcore0-alert L passive<bigcore0-crit 8  criticalcooling-mapsmap0  bigcore2-thermal d  tripsbigcore2-alert L passive<bigcore2-crit 8  criticalcooling-mapsmap0   littlecore-thermal d  tripslittlecore-alert L passive<littlecore-crit 8  criticalcooling-mapsmap0 0 center-thermal   tripscenter-crit 8  criticalgpu-thermal d  tripsgpu-alert L passive<gpu-crit 8  criticalcooling-mapsmap0  npu-thermal   tripsnpu-crit 8  criticaltsadc@fec00000rockchip,rk3588-tsadcDBtsadcapb_pclkK[VWitsadc-apbtsadc   . Idefaultsleep S\okay<adc@fec10000rockchip,rk3588-saradc iDBsaradcapb_pclkU isaradc-apb\okay {<i2c@fec80000(rockchip,rk3588-i2crockchip,rk3399-i2cD Bi2cpclkCdefault+ \disabledi2c@fec90000(rockchip,rk3588-i2crockchip,rk3399-i2cD Bi2cpclkDdefault+\okayaudio-codec@1anuvoton,nau8822D1BmclkK1[<i2c@feca0000(rockchip,rk3588-i2crockchip,rk3399-i2cD Bi2cpclkEdefault+ \disabledspi@fecb0000(rockchip,rk3588-spirockchip,rk3066-spiJDBspiclkapb_pclk`l letxrx Y default+ \disabledefuse@fecc0000rockchip,rk3588-otp DBotpapb_pclkphyarb iotpapbarb+cpu-code@2id@7cpu-leakage@17cpu-leakage@18cpu-leakage@19log-leakage@1agpu-leakage@1bcpu-version@1c npu-leakage@28(codec-leakage@29)dma-controller@fed10000arm,pl330arm,primecell@ Z[ Dp Bapb_pclk '<lphy@fed60000rockchip,rk3588-hdptx-phy DTBrefapbu8#cde!""iphyapbinitcmnlaneroplllcpll \disabledphy@fed80000rockchip,rk3588-usbdp-phyuDlVBrefclkimmortalpclkutmi(   iinitcmnlanepcs_apbpma_apb     \disabled<$phy@fee00000rockchip,rk3588-naneng-combphyDvW BrefapbpipeK[u<Ciphyapb * \okay<qphy@fee20000rockchip,rk3588-naneng-combphyDxW BrefapbpipeK[u>Eiphyapb * \okay<)sram@ff001000 mmio-sram4+pinctrlrockchip,rk3588-pinctrl4+<gpio@fd8a0000rockchip,gpio-bankDqr 2  B<gpio@fec20000rockchip,gpio-bankDst 2  B<gpio@fec30000rockchip,gpio-bankDuv 2 @  Bgpio@fec40000rockchip,gpio-bankDwx 2 `  B<sgpio@fec50000rockchip,gpio-bankDyz 2  B<pcfg-pull-up <pcfg-pull-down <pcfg-pull-none &<pcfg-pull-none-drv-level-2 & 3<pcfg-pull-up-drv-level-1  3<pcfg-pull-up-drv-level-2  3<pcfg-pull-none-smt & B<auddsmbt1120can0can1can2cifclk32kcpuddrphych0ddrphych1ddrphych2ddrphych3dp0dp1emmcemmc-rstnout W<emmc-bus8 W<emmc-clk W<emmc-cmd W<emmc-data-strobe W<eth1fspigmac1gmac1-miim W<ygmac1-rx-bus20 W <{gmac1-tx-bus20 W   <zgmac1-rgmii-clk W<|gmac1-rgmii-bus@ W<}gpuhdmii2c0i2c0m2-xfer W<+i2c1i2c1m2-xfer W  <i2c2i2c2m0-xfer W  <i2c3i2c3m0-xfer W  <i2c4i2c4m0-xfer W  <i2c5i2c5m2-xfer W  <i2c6i2c6m0-xfer W  <i2c7i2c7m0-xfer W  <i2c8i2c8m0-xfer W  <i2s0i2s0-lrck W<i2s0-mclk W<i2s0-sclk W<i2s0-sdi0 W<i2s0-sdo0 W<i2s1i2s1m0-lrck W<i2s1m0-sclk W<i2s1m0-sdi0 W<i2s1m0-sdi1 W<i2s1m0-sdi2 W<i2s1m0-sdi3 W<i2s1m0-sdo0 W <i2s1m0-sdo1 W <i2s1m0-sdo2 W <i2s1m0-sdo3 W <i2s2i2s2m1-lrck W<i2s2m1-sclk W <i2s2m1-sdi W <i2s2m1-sdo W <i2s3i2s3-lrck W<i2s3-sclk W<i2s3-sdi W<i2s3-sdo W<jtaglitcpumcumipinpupcie20x1pcie30phypcie30x1pcie30x2pcie30x4pdm0pdm1pmicpmic-pinsp W<pmupwm0pwm0m0-pins W</pwm1pwm1m0-pins W<0pwm2pwm2m0-pins W<1pwm3pwm3m0-pins W<2pwm4pwm4m0-pins W <pwm5pwm5m0-pins W <pwm6pwm6m0-pins W <pwm7pwm7m0-pins W <pwm8pwm8m0-pins W <pwm9pwm9m0-pins W <pwm10pwm10m0-pins W <pwm11pwm11m0-pins W <pwm12pwm12m0-pins W <pwm13pwm13m0-pins W <pwm14pwm14m0-pins W <pwm15pwm15m0-pins W <refclksatasata0sata1sata2sdiosdiom1-pins` W<sdmmcsdmmc-bus4@ W<sdmmc-clk W<sdmmc-cmd W<sdmmc-det W<spdif0spdif1spi0spi0m0-pins0 W<spi0m0-cs0 W<spi0m0-cs1 W<spi1spi1m1-pins0 W<spi1m1-cs0 W<spi1m1-cs1 W<spi2spi2m2-pins0 W <spi2m2-cs0 W <spi3spi3m1-pins0 W <spi3m1-cs0 W<spi3m1-cs1 W<spi4spi4m0-pins0 W<spi4m0-cs0 W<spi4m0-cs1 W<tsadctsadc-shut-org W<uart0uart0m1-xfer W <.uart1uart1m1-xfer W  <uart2uart2m0-xfer W <uart3uart3m1-xfer W  <uart4uart4m1-xfer W  <uart5uart5m1-xfer W  <uart6uart6m1-xfer W  <uart7uart7m1-xfer W  <uart8uart8m1-xfer W  <uart9uart9m1-xfer W  <vopbt656gpio-functsadc-gpio-func W<eth0gmac0gmac0-miim W<gmac0-rx-bus20 W<gmac0-tx-bus20 W<gmac0-rgmii-clk W <gmac0-rgmii-bus@ W  <ledsled-rgb-b W<pcie2pcie2-0-rst W<pcie2-2-rst W<rpcie3pcie3-rst W<rtl8211frtl8211f-0-rst W<rtl8211f-1-rst W <~soundhp-detect W <tca6424atca6424a-int W<usb@fc400000rockchip,rk3588-dwc3snps,dwc3@@DBref_clksuspend_clkbus_clkootg w|usb2-phyusb3-phy utmi_wideN S  \disabledsyscon@fd5b8000%rockchip,rk3588-pcie3-phy-grfsyscon[< syscon@fd5c0000$rockchip,rk3588-pipe-phy-grfsyscon\< syscon@fd5cc000$rockchip,rk3588-usbdpphy-grfsyscon\@< syscon@fd5d4000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@@+< usb2phy@4000rockchip,rk3588-usb2phy@DBphyclk usb480m_phy1niphyapb \disabled< otg-portu \disabled<i2s@fddc8000rockchip,rk3588-i2s-tdm܀DBmclk_txmclk_rxhclkK`letxN itx-m \disabledi2s@fddf4000rockchip,rk3588-i2s-tdm@D99?Bmclk_txmclk_rxhclkK6`letxN itx-m \disabledi2s@fddf8000rockchip,rk3588-i2s-tdm߀D++'Bmclk_txmclk_rxhclkK(`lerxN irx-m \disabledi2s@fde00000rockchip,rk3588-i2s-tdmD&&"Bmclk_txmclk_rxhclkK#`lerxN irx-m \disabledpcie@fe150000*rockchip,rk3588-pcierockchip,rk3568-pcie+0D@E;JOt)Baclk_mstaclk_slvaclk_dbipclkauxpipepciP$syspmcmsglegacyerr/`BPapxw |pcie-phyN "T4 @ @0 @@dbiapbconfig&+ ipwrpipe\okaydefault legacy-interrupt-controller <pcie-ep@fe150000rockchip,rk3588-pcie-epP @ @ @ @0dbidbi2apbaddr_spaceatu0D@E;JOt)Baclk_mstaclk_slvaclk_dbipclkauxpipe +$syspmcmsglegacyerrdma0dma1dma2dma3axw |pcie-phyN "&+ ipwrpipe \disabledpcie@fe160000*rockchip,rk3588-pcierockchip,rk3568-pcie+0DAF<KPu)Baclk_mstaclk_slvaclk_dbipclkauxpipepciP$syspmcmsglegacyerr/`BPapxw |pcie-phyN "T4 @ @@0 @@@dbiapbconfig', ipwrpipe \disabledlegacy-interrupt-controller <pcie@fe170000*rockchip,rk3588-pcierockchip,rk3568-pcie /0DBG=LQ)Baclk_mstaclk_slvaclk_dbipclkauxpipepciP$syspmcmsglegacyerr/`BPap o xw |pcie-phyN "T4 @ @0 @@dbiapbconfig(- ipwrpipe+\okaydefault legacy-interrupt-controller <ethernet@fe1b0000&rockchip,rk3588-gmacsnps,dwmac-4.20a $macirqeth_wake_irq(D67X]40Bstmmacethclk_mac_refpclk_macaclk_macptp_refN !# istmmacethh* \okayoutput! ,rgmii-rxiddefault5D>mdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-id001c.c916defaultGN W <stmmac-axi-configis<rx-queues-config<queue0queue1tx-queues-config<queue0queue1sata@fe220000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci"(Dc`fUpBsatapmaliverxoobrefasic+ \disabledsata-port@0@w |sata-phy  phy@fed90000rockchip,rk3588-usbdp-phyuDmW Brefclkimmortalpclkutmi(iinitcmnlanepcs_apbpma_apb       \disabled<phy@fee10000rockchip,rk3588-naneng-combphyDwW BrefapbpipeK[u=Diphyapb *  \okay<phy@fee80000rockchip,rk3588-pcie3-phyuDyBpclkHiphy * e \okay<opp-table-cluster0operating-points-v2 v< opp-1008000000 < L L~ @opp-1200000000 G 4 4~ @opp-1416000000 Tfr ~ @ opp-1608000000 _" P P~ @opp-1800000000 kI ~~~ @opp-table-cluster1operating-points-v2 v<opp-1200000000 G L LB@ @opp-1416000000 Tfr  B@ @opp-1608000000 _" B@ @opp-1800000000 kI P PB@ @opp-2016000000 x) HHB@ @opp-2208000000 h llB@ @opp-2400000000  B@B@B@ @opp-table-cluster2operating-points-v2 v<opp-1200000000 G L LB@ @opp-1416000000 Tfr  B@ @opp-1608000000 _" B@ @opp-1800000000 kI P PB@ @opp-2016000000 x) HHB@ @opp-2208000000 h llB@ @opp-2400000000  B@B@B@ @opp-tableoperating-points-v2<!opp-300000000  L L Popp-400000000 ׄ L L Popp-500000000 e L L Popp-600000000 #F L L Popp-700000000 )' ` ` Popp-800000000 / q q Popp-900000000 5 5 5 Popp-1000000000 ; P P Pchosen serial2:1500000n8leds gpio-ledsdefaultio-led Hstatus   heartbeatpcie20-avdd0v85-regulatorregulator-fixedpcie20_avdd0v85 P P<pcie20-avdd1v8-regulatorregulator-fixedpcie20_avdd1v8w@w@<pcie30-avdd0v75-regulatorregulator-fixedpcie30_avdd0v75 q q<pcie30-avdd1v8-regulatorregulator-fixedpcie30_avdd1v8w@w@<vcc-1v1-nldo-s3-regulatorregulator-fixedvcc_1v1_nldo_s3<<vcc4v0-sys-regulatorregulator-fixed vcc4v0_sys= = <<,adc-keys-0 adc-keys  buttons w@ dbutton-maskrom Maskrom & 1adc-keys-1 adc-keys  buttons w@ dbutton-volume-up V+/Recovery &s 1Bhbutton-volume-down V- &r 1\button-menu Menu & 1 button-escape ESC & 18pwm-fanpwm-fan K_ Z ePsoundsimple-audio-carddefault jRK3588 OK3588-C Audio  i2s    HeadphonesSpeakerc2HeadphonesHeadphonesSpeakerSpeakerMicrophoneInternal MicrophoneMicrophoneHeadset MicrophonekLHeadphonesLHPHeadphonesRHPSpeakerLSPKSpeakerRSPKLMICPHeadset MicrophoneRMICPInternal Microphonesimple-audio-card,cpufsimple-audio-card,codecf<vcc12v-dcin-regulatorregulator-fixed vcc12v_dcin<vcc1v8-sys-regulatorregulator-fixed vcc1v8_sysw@w@<vcc3v3-pcie2x1l0-regulatorregulator-fixedvcc3v3_pcie2x1l02Z2ZpP<<vcc3v3-pcie2x1l2-regulatorregulator-fixedvcc3v3_pcie2x1l22Z2Zp<<tvcc3v3_pcie30-regulatorregulator-fixedvcc3v3_pcie302Z2Z<<vcc3v3-sys-regulatorregulator-fixed vcc3v3_sys2Z2Z<<vcc5v0-sys-regulatorregulator-fixed vcc5v0_sysLK@LK@<< compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3spi4mmc0ethernet0ethernet1mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocksassigned-clocksassigned-clock-ratescpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachedynamic-power-coefficient#cooling-cellsoperating-points-v2cpu-supplymem-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedportsarm,smc-idshmem#clock-cells#reset-cellsinterruptsclock-frequencyclock-output-namesinterrupt-namesrangesno-mapclock-namespower-domainsstatusmali-supplydr_modephysphy-namesphy_typeresetssnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,dis-u2-freeclk-exists-quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis_rxdet_inp3_quirk#iommu-cellsreset-names#phy-cellsrockchip,grfpinctrl-0pinctrl-namesfcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspenddmasdma-namesreg-shiftreg-io-width#pwm-cells#power-domain-cellspm_qosiommusreg-namesrockchip,vop-grfrockchip,vo1-grfrockchip,pmuassigned-clock-parents#sound-dai-cellsbus-range#interrupt-cellsinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapnum-lanesinterrupt-controllerreset-gpiosvpcie3v3-supplyrockchip,php-grfsnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoclock_in_outphy-handlephy-modetx_delayrx_delayreset-assert-usreset-deassert-ussnps,blensnps,wr_osr_lmtsnps,rd_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-useports-implementedhba-port-capsnps,rx-ts-maxsnps,tx-ts-maxfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeedcd-gpiosdisable-wpno-sdiono-mmcsd-uhs-sdr104vqmmc-supplymmc-hs400-1_8vmmc-hs400-enhanced-strobeno-sdnon-removablerockchip,trcm-sync-tx-onlymbi-aliasmbi-rangesmsi-controller#msi-cellsaffinityarm,pl330-periph-burst#dma-cellsgpio-controller#gpio-cellsvcc-supplynum-csspi-max-frequencysystem-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvcc13-supplyvcc14-supplyvcca-supplypinsfunctionregulator-enable-ramp-delayregulator-suspend-microvoltregulator-on-in-suspendpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polaritypinctrl-1#thermal-sensor-cells#io-channel-cellsvref-supplybitsrockchip,u2phy-grfrockchip,usb-grfrockchip,usbdpphy-grfrockchip,vo-grfrockchip,pipe-grfrockchip,pipe-phy-grfgpio-rangesbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsrockchip,phy-grfopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathcolorlinux,default-triggerio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltcooling-levelsfan-supplypwmssimple-audio-card,namesimple-audio-card,bitclock-mastersimple-audio-card,formatsimple-audio-card,frame-mastersimple-audio-card,hp-det-gpiosimple-audio-card,mclk-fssimple-audio-card,pin-switchessimple-audio-card,widgetssimple-audio-card,routingsound-daistartup-delay-us