Ð þí„Ü8|Ì(|”$mediatek,mt8365-evkmediatek,mt8365 +"7MediaTek MT8365 Open Platform EVKaliases=/soc/aal@14011000B/soc/ccorr@14010000I/soc/color@1400f000P/soc/dither@14013000X/soc/dpi@14018000]/soc/dsi@14014000b/soc/gamma@14012000i/soc/ovl@1400b000n/soc/rdma@1400d000t/soc/rdma@14016000z/soc/serial@11002000‚/soc/ethernet@112a0000cpus+opp-table-0operating-points-v2‹– opp-850000000ž2©ø€¥ ëopp-918000000ž6·‘€¥ 4Nopp-987000000ž:ÔlÀ¥ }Œopp-1056000000ž>ñH¥ ÆÊopp-1125000000žC#@¥ opp-1216000000žHz°¥ q°opp-1308000000žMö¥ ÓXopp-1400000000žSrN¥ 5opp-1466000000žWab€¥ –¨opp-1533000000ž[_¹@¥ øPopp-1633000000žaUš@¥ ŠÌopp-1700000000žeSñ¥ ìtopp-1767000000žiRGÀ¥Nopp-1834000000žmPž€¥¯Äopp-1917000000žrC@¥)Öopp-2001000000žwDÖ@¥£ècpu-mapcluster0core0³core1³core2³core3³cpu@0·cpuarm,cortex-a53ÃÇÖpsci äô€@ €-@?L ] dcpuintermediatep „ �–cpu@1·cpuarm,cortex-a53ÃÇÖpsci äô€@ €-@?L ] dcpuintermediatearmpllp „ �–cpu@2·cpuarm,cortex-a53ÃÇÖpsci äô€@ €-@?L ] dcpuintermediatearmpllp „ �–cpu@3·cpuarm,cortex-a53ÃÇÖpsci äô€@ €-@?L ] dcpuintermediatearmpllp „ �–idle-statesœpscicpu-mcdiarm,idle-state©ºÑ,âÈòè–cluster-mcdiarm,idle-state©ºÑ^âúò°–cluster-dpidlearm,idle-state©ºÑ,â ò ä–l2-cachecacheö@– oscillator fixed-clock*Œº€:clk26m–psci arm,psci-1.0Ýsmcsoc+ simple-busMinterrupt-controller@c000000 arm,gic-v3T ePà   @ A B  z –syscon@10000000 mediatek,mt8365-topckgensysconÖsyscon@10001000 mediatek,mt8365-infracfgsysconÖsyscon@10003000mediatek,mt8365-pericfgsysconÃ0syscfg-pctl@10005000mediatek,mt8365-syscfgsysconÃP–syscon@10006000)mediatek,mt8365-scpsyssysconsimple-mfdÃ`power-controller!mediatek,mt8365-power-controller+…–-power-domain@0Ã(]?dmmmm-0mm-1mm-2mm-3…™«+power-domain@4Ã0]$dcam-0cam-1cam-2cam-3cam-4cam-5…™Ápower-domain@6Ã…Ápower-domain@7Ã…Ápower-domain@8Ã8]:(dapuapu-0apu-1apu-2apu-3apu-4apu-5…™Ápower-domain@1Ã]ˆ‰ dconnconn1…™power-domain@2Ã]Admfg…™power-domain@3Ã]M!$daudioaudio1audio2…™power-domain@5Ã]_‹ ddspdsp1…™watchdog@10007000(mediatek,mt8365-wdtmediatek,mt6589-wdtÃpÎpinctrl@1000b000mediatek,mt8365-pinctrlðÛðeT zs–audiodefault-pins–`clk-dat-pins HIJKaudiodmic-pins–aclk-dat-pins  uvwmisooff-pins–bclk-dat-pins 5678 /misoon-pins–cclk-dat-pins 5678/mosioff-pins–dclk-dat-pins 1234 /mosion-pins–eclk-dat-pins 1234/dpi-default-pins–Vpins@      /dpi-idle-pins–Wpins@  ethernet-pins–;phy_reset_pins …rmii_pins@      gpio-keys-pins–^pins >i2c0-pins–#pins 9:>i2c1-pins–$pins ;<>ite-pins–%irq_ite_pins D>pwr_pins FGKrst_ite_pins EKmmc0-default-pins–3clk-pins c cmd-dat-pins$ gfed`_^]b>rst-pins a>mmc0-uhs-pins–4clk-pins c/  fcmd-dat-pins$ gfed`_^]b/ >eds-pins h/  frst-pins a/ >mmc1-default-pins–7cd-pins L>clk-pins X fcmd-dat-pins YZ[\W>emmc1-uhs-pins–8clk-pins X/ fcmd-dat-pins YZ[\W/>etouch-pins–+ctp-int1-pins NWrst-pins Oduart0-pins–pins #$uart1-pins– pins %&uart2-pins–!pins '(usb-pins–0id-pins >usb0-vbus-pins Kusb1-vbus-pins Kpwm-pins–"pins tsyscon@1000c000"mediatek,mt8365-apmixedsyssysconÃÀ– pwrap@1000d000mediatek,mt8365-pwrapÃÐopwrap z{ ]/0.dspiwrapsystmrpmicmediatek,mt6357 y‘eT�ýà©ð adcmediatek,mt6357-auxadcÅregulatorsbuck-vproc×vprocæê^þôj+ÜG– buck-vcore×vcoreæê^þôj+ÜGbuck-vmodem×vmodemæ¡ þ7j+Übuck-vs1×vs1æO€þ!‘À0Ô+ÜGbuck-vpa×vpaæ¡ þ7±ÐÃP+Üldo-vfe28×vfe28æ*¹€þ*¹€+ldo-vxo22×vxo22æ!‘Àþ$Ÿ+nldo-vrf18×vrf18æw@þw@+nldo-vrf12×vrf12æO€þO€+n–(ldo-vefuse×vefuseæO€þ2Z +ldo-vcn33-bt ×vcn33-btæ2Z þ5gà+ldo-vcn33-wifi ×vcn33-wifiæ2Z þ5gà+ldo-vcn28×vcn28æ*¹€þ*¹€+ldo-vcn18×vcn18æw@þw@+ldo-vcama×vcamaæ&% þ*¹€+ldo-vcamd×vcamdæB@þw@+ldo-vcamio18×vcamioæw@þw@+ldo-vldo28×vldo28æ*¹€þ-ÆÀ+ldo-vsram-others ×vsram-othersæê^þôj+nGldo-vsram-proc ×vsram-procæê^þôj+nG–ldo-vaux18×vaux18æw@þw@+ldo-vaud28×vaud28æ*¹€þ*¹€+ldo-vio28×vio28æ*¹€þ*¹€+ldo-vio18×vio18æw@þw@+G–6ldo-vdram×vdramæÈàþO€+ äldo-vmc×vmcæw@þ2Z +,–:ldo-vmch×vmchæ,@ þ2Z +,–9ldo-vemc×vemcæ,@ þ2Z +,G–5ldo-vsim1×vsim1æw@þw@+–Oldo-vsim2×vsim2æð þ/M`+–&ldo-vibr×vibræO€þ2Z +,–'ldo-vusb33×vusb33æ-ÆÀþ/M`+–1rtcmediatek,mt6357-rtckeysmediatek,mt6357-keyskey-power[tjkey-home[fjkeypad@10010000.mediatek,mt8365-keypadmediatek,mt6779-keypadÃj z|]dkpd xdisabledsyscon@10200000mediatek,mt8365-mcucfgsysconà – interrupt-controller@10200a80.mediatek,mt8365-sysirqmediatek,mt6577-sysirqeT à € –iommu@10205000mediatek,mt8365-m4uà P zfŽ–?syscon@1020e000$mediatek,mt8365-infracfg-naosysconà à–rng@1020f000(mediatek,mt8365-rngmediatek,mt7623-rngà ð]drngdma-controller@110002802mediatek,mt8365-uart-dmamediatek,mt6577-uart-dma`À€€€€€€€€Hz-./034›]dapdma¨–serial@11002000*mediatek,mt8365-uartmediatek,mt6577-uartà  z# ] dbaudbus³¸txrxxokayÂÌdefaultserial@11003000*mediatek,mt8365-uartmediatek,mt6577-uartÃ0 z$ ] dbaudbus³¸txrxxokay Ìdefaultserial@11004000*mediatek,mt8365-uartmediatek,mt6577-uartÃ@ z% ] dbaudbus³¸txrxxokayÂ!Ìdefaultpwm@11006000mediatek,mt8365-pwmÃ`Ú zL(]   dtopmainpwm1pwm2pwm3Â"Ìdefaultxokayi2c@11007000(mediatek,mt8365-i2cmediatek,mt8168-i2c Ãp €€ zå]4 dmaindma+xokay*† Â#Ìdefaulti2c@11008000(mediatek,mt8365-i2cmediatek,mt8168-i2c À € zå]5 dmaindma+xokay*† Â$Ìdefaulthdmi@4c ite,it66121ÃLï zDÂ%Ìdefault E &'&(ports+port@0+Ãendpoint@0Ã3 =)–Yport@1+Ãendpoint@0Ã=*–]touchscreen@5dgoodix,gt9271Ã] yNÌdefaultÂ+ MN OW,e(i2c@11009000(mediatek,mt8365-i2cmediatek,mt8168-i2c Ã� €€ zå]6 dmaindma+ xdisabledspi@1100a000(mediatek,mt8365-spimediatek,mt7622-spià+ z>]Fdparent-clksel-clkspi-clk xdisabledpwm@1100e0002mediatek,mt8365-disp-pwmmediatek,mt8183-disp-pwmÃàdmainmm]S#r-Úi2c@1100f000(mediatek,mt8365-i2cmediatek,mt8168-i2c Ãð € zå]7 dmaindma+ xdisabledusb@11201000#mediatek,mt8365-mtu3mediatek,mtu3 à . > omacippc z€./ ]†EDdsys_ckref_ckmcu_ckdma_ck+Mxokay…otg �high-speedÂ0Ìdefault›«1usb@11200000'mediatek,mt8365-xhcimediatek,mtk-xhcià omac zC(]†EDF$dsys_ckref_ckmcu_ckdma_ckxhci_ckxokay«1connector%gpio-usb-b-connectorusb-b-connector ¹¾microÂ2mmc@11230000(mediatek,mt8365-mmcmediatek,mt8183-mmc Ã#Í z]I+dsourcehclksource_cgxokayÎ5åI3õ ' ëÂ5DSYaÂ3o4Ìdefaultstate_uhsy5…6mmc@11240000(mediatek,mt8365-mmcmediatek,mt8183-mmc Ã$É z]K,dsourcehclksource_cgxokay3’ £L' ëÂÂ7o8Ìdefaultstate_uhs¬ºy9…:mmc@11250000(mediatek,mt8365-mmcmediatek,mt8183-mmc Ã%Æ zD(]J-A)%dsourcehclksource_cgbus_clksys_cg xdisabledethernet@112a0000mediatek,mt8365-ethÃ*Ç z]c89dcoreregtrans xdisabledÂ;ÌdefaultØ<ãrmiimdio+ethernet-phy@0Ö<dsi-phy@11c000000mediatek,mt8365-mipi-txmediatek,mt8183-mipi-txÃÀ :mipi_tx0_pll]ì–Nt-phy@11cc0000.mediatek,mt8365-tphymediatek,generic-tphy-v2+MÌ�usb-phy@0Ã]‡‚ drefda_refì–.usb-phy@1000Ã]‡‚ drefda_refì–/syscon@14000000mediatek,mt8365-mmsyssysconÖport+endpoint@0Ã==–@endpoint@1Ã=>–Tmutex@14001000mediatek,mt8365-disp-mutexà zšr-smi@14002000mediatek,mt8365-smi-commonà  ]dapbsmigals0gals1r-–larb@140030002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbÃ0Á]dapbsmir-÷–ovl@1400b0002mediatek,mt8365-disp-ovlmediatek,mt8192-disp-ovlð] z¡?r-ports+port@0+Ãendpoint@0Ã=@–=port@1+Ãendpoint@0Ã=A–Brdma@1400d0004mediatek,mt8365-disp-rdmamediatek,mt8183-disp-rdmaÃÐ]  z¢?r-ports+port@0+Ãendpoint@0Ã=B–Aport@1+Ãendpoint@0Ã=C–Dcolor@1400f0006mediatek,mt8365-disp-colormediatek,mt8173-disp-colorÃð]  z¤r-ports+port@0+Ãendpoint@0Ã=D–Cport@1+Ãendpoint@0Ã=E–Fccorr@140100006mediatek,mt8365-disp-ccorrmediatek,mt8183-disp-ccorrÃ]  z¥r-ports+port@0+Ãendpoint@0Ã=F–Eport@1+Ãendpoint@0Ã=G–Haal@140110002mediatek,mt8365-disp-aalmediatek,mt8183-disp-aalÃ] z¦r-ports+port@0+Ãendpoint@0Ã=H–Gport@1+Ãendpoint@0Ã=I–Jgamma@140120006mediatek,mt8365-disp-gammamediatek,mt8183-disp-gammaà ] z§r-ports+port@0+Ãendpoint@0Ã=J–Iport@1+Ãendpoint@0Ã=K–Ldither@140130008mediatek,mt8365-disp-dithermediatek,mt8183-disp-ditherÃ0] z¨r-ports+port@0+Ãendpoint@0Ã=L–Kport@1+Ãendpoint@0Ã=M–Rdsi@14014000(mediatek,mt8365-dsimediatek,mt8183-dsiÃ@denginedigitalhs]N z©'dphy€Nr-+xokaypanel@0startek,kd070fhfid015à 1C >OKPport+endpoint@0Ã=Q–Sports+port@0+Ãendpoint@0Ã=R–Mport@1+Ãendpoint@0Ã=S–Qrdma@140160004mediatek,mt8365-disp-rdmamediatek,mt8183-disp-rdmaÃ`] zÃ?r-ports+port@0+Ãendpoint@1Ã=T–>port@1+Ãendpoint@1Ã=U–Xdpi@14018000(mediatek,mt8365-dpimediatek,mt8192-dpiÀ]! dpixelenginepll zÅr- xdisabledÂVoWÌdefaultsleepports+port@0+Ãendpoint@1Ã=X–Uport@1+Ãendpoint@1Ã=Y–)syscon@15000000mediatek,mt8365-imgsyssysconÖlarb@150010002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbÃÁ]dapbsmir-÷–syscon@16000000mediatek,mt8365-vdecsyssysconÖZlarb@160100002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbÃÁ]ZZdapbsmir-÷–syscon@17000000mediatek,mt8365-vencsyssysconÖ[larb@170100002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbÃÁ][[dapbsmir-÷–syscon@19020000mediatek,mt8365-apusysconÖaudio-controller@11220000mediatek,mt8365-afe-pcmÃ"ïl]Lyz{|PQNOijkl•dtop_clk26m_clktop_audio_selaudio_i2s0_maudio_i2s1_maudio_i2s2_maudio_i2s3_mengen1engen2aud1aud2i2s0_m_seli2s1_m_seli2s2_m_seli2s3_m_sel zar-xokayX–ftimerarm,armv8-timer 0z   dummy13m fixed-clock*Æ]@–\timer@10017000/mediatek,mt8365-systimermediatek,mt6765-timerÃp zŠ]\dclk13mchosenkserial0:921600n8connectorhdmi-connectorwhdmi¾dport+endpoint@0Ã=]–*firmwareopteelinaro,optee-tzÝsmcgpio-keys gpio-keysÌdefaultÂ^key-volume-up  wvolume_up}sjˆmemory@40000000·memoryÃ@Àregulator-0regulator-fixed ×otg_vbusæLK@þLK@ šŸ–2regulator-vsysregulator-fixed×vsysG²–_regulator-vio33tpregulator-fixed ×vio33_tpæ2Z þ2Z Ä_–,reserved-memory+Msecmon@43000000ÏÃCoptee@43200000ÏÃC Àsoundmediatek,mt8365-mt6357/Ìdefaultdmicmiso_offmiso_onmosi_offmosi_onÂ`oaÖbàcêdôeþfregulator-vsys-lcmregulator-fixedŸ š�þLK@æLK@ ×vsys_lcm–P compatibleinterrupt-parent#address-cells#size-cellsmodelaal0ccorr0color0dither0dpi0dsi0gamma0ovl0rdma0rdma1serial0ethernetopp-sharedphandleopp-hzopp-microvoltcpudevice_typereg#cooling-cellsenable-methodcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheclocksclock-namesoperating-points-v2proc-supplysram-supplyentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unified#clock-cellsclock-frequencyclock-output-namesranges#interrupt-cellsinterrupt-controllerinterrupts#power-domain-cellsmediatek,infracfgmediatek,infracfg-naomediatek,smi#reset-cellsmediatek,pctl-regmapgpio-controller#gpio-cellspinmuxinput-enablebias-pull-downdrive-strengthbias-pull-upoutput-highbias-disableoutput-lowreg-namesinterrupts-extendedmediatek,micbias0-microvoltmediatek,micbias1-microvolt#io-channel-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-always-onlinux,keycodeswakeup-sourcestatusmediatek,larbs#iommu-cellsdma-requests#dma-cellsdmasdma-namespinctrl-0pinctrl-names#pwm-cellsclock-div#sound-dai-cellsreset-gpiosvcn18-supplyvcn33-supplyvrf12-supplybus-widthremote-endpointirq-gpiosAVDD28-supplyVDDIO-supplypower-domainsphysdr_modemaximum-speedusb-role-switchvusb33-supplyid-gpiosvbus-supplyassigned-clock-parentsassigned-clockscap-mmc-highspeedcap-mmc-hw-reseths400-ds-delaymax-frequencymmc-hs200-1_8vmmc-hs400-1_8vno-sdno-sdionon-removablepinctrl-1vmmc-supplyvqmmc-supplycap-sd-highspeedcd-gpiossd-uhs-sdr104sd-uhs-sdr50mediatek,pericfgphy-handlephy-mode#phy-cellsmediatek,larb-idiommusmediatek,rdma-fifo-sizephy-namesenable-gpiosiovcc-supplypower-supplymediatek,dmic-modestdout-pathlabellinux,codedebounce-intervalgpioenable-active-highregulator-boot-onvin-supplyno-mappinctrl-2pinctrl-3pinctrl-4pinctrl-5mediatek,platform