Ð þí®÷8¨ä(¨¬$mediatek,mt8186-evbmediatek,mt8186 +!7MediaTek MT8186 evaluation board =embeddedaliasesJ/soc/ovl@14005000O/soc/ovl@14006000W/soc/rdma@14007000]/soc/rdma@1401f000c/soc/serial@11002000fhctl@1000ce00mediatek,mt8186-fhctlk rÎ vdisabledccimediatek,mt8186-ccik}cciintermediate‰�!opp-table-ccioperating-points-v2¥�opp-500000000°Íe· 'À�opp-560000000°!`ì· L¸�opp-612000000°$za· •ö�opp-682000000°(¦~€· ÷ž�opp-752000000°,Òœ· YF� opp-822000000°0þ¹€· ºî� opp-875000000°4'pÀ· ëÂ� opp-927000000°7@åÀ· 5� opp-980000000°:i�· ~>� opp-1050000000°>•º€· ßæ�opp-1120000000°BÁØ· )$�opp-1155000000°D׿À· ŠÌ�opp-1190000000°Fíõ€· Ô �opp-1260000000°K·~ð�opp-1330000000°OF0€·)Ö�opp-1400000000°SrN·¼R�opp-table-cluster0operating-points-v2¥�opp-500000000°Íe· 'ÀÅopp-774000000°."M€· L¸Åopp-875000000°4'pÀ· ®`Åopp-975000000°:QÀ· Åopp-1075000000°@2À· q°Å opp-1175000000°F À· ÓXÅ opp-1275000000°KþôÀ· 5Å opp-1375000000°QôÕÀ· –¨Å opp-1500000000°Yh/· ºÅ opp-1618000000°`p¸€· YøÅopp-1666000000°cM$€· » Åopp-1733000000°gK{@·HÅopp-1800000000°kIÒ·~ðÅopp-1866000000°o8怷ùÅopp-1933000000°s7=@·ZªÅopp-2000000000°w5”·¼RÅopp-table-cluster1operating-points-v2¥�"opp-774000000°."M€· L¸Åopp-835000000°1ÅÀ· •öÅopp-919000000°6ÆÓÀ· ÷žÅopp-1002000000°;¹N€· YFÅopp-1085000000°@«É@· ÓXÅ opp-1169000000°E­†@· 5Å opp-1308000000°Mö· ߿Šopp-1419000000°T”8À· YøÅ opp-1530000000°[1ò€· ìtÅ opp-1670000000°cŠ-€·—ZÅopp-1733000000°gK{@·ùÅopp-1796000000°k É·sÅopp-1860000000°nÝY·Ô¼Åopp-1923000000°rž¦À·6dÅopp-1986000000°v_ô€·°vÅopp-2050000000°z0„€·Åcpus+cpu-mapcluster0core0Ócore1Ócore2Ócore3Ócore4Ócore5Ócore6Ócore7Ócpu@0×cpuarm,cortex-a55rãpsciñw5”k}cpuintermediate‰T~.>€K@]€j€w@‰€– §¶!�cpu@100×cpuarm,cortex-a55rãpsciñw5”k}cpuintermediate‰T~.>€K@]€j€w@‰€– §¶!�cpu@200×cpuarm,cortex-a55rãpsciñw5”k}cpuintermediate‰T~.>€K@]€j€w@‰€– §¶!�cpu@300×cpuarm,cortex-a55rãpsciñw5”k}cpuintermediate‰T~.>€K@]€j€w@‰€– §¶!�cpu@400×cpuarm,cortex-a55rãpsciñw5”k}cpuintermediate‰T~.>€K@]€j€w@‰€– §¶!�cpu@500×cpuarm,cortex-a55rãpsciñw5”k}cpuintermediate‰T~.>€K@]€j€w@‰€– §¶!�cpu@600×cpuarm,cortex-a76rãpsciñz0„€k}cpuintermediate‰"O.#$>K@]jw@‰–%§¶!�cpu@700×cpuarm,cortex-a76rãpsciñz0„€k}cpuintermediate‰"O.#$>K@]jw@‰–%§¶!�idle-statesÃpscicpu-retention-larm,idle-stateÐçø2 d@�cpu-retention-barm,idle-stateÐçø2 dx�#cpu-off-larm,idle-stateÐçød ú4�cpu-off-barm,idle-stateÐçød úl�$l2-cache0cache*@M@_–&6� l2-cache1cache*@M@_–&6�%l3-cachecache*@M@_6�&fixed-factor-clock-13mfixed-factor-clockDk'Q[fclk13m�4oscillator-26m fixed-clockDñŒº€fclk26m�'oscillator-32k fixed-clockDñ€fclk32kopp-table-gpuoperating-points-v2�Mopp-299000000°Ò`À· X”yÿopp-332000000°Éë· ‰hyÿopp-366000000°з€· º<yÿopp-400000000°ׄ· Ò¦yÿopp-434000000°ÞP€· zyÿopp-484000000°ÙA· 4Nyÿopp-535000000°ãsÀ· }Œyÿopp-586000000°"í¦€· ®`yÿopp-637000000°%÷Ù@· ß4yÿopp-690000000°) �€· @Üyÿopp-743000000°,IGÀ· Šyÿopp-796000000°/qÿ· ëÂyÿopp-850000000°2©ø€· 5yÿopp-900000000-3°5¤é· øPyÏopp-900000000-4°5¤é· Ç|yopp-900000000-5°5¤é· –¨y opp-950000000-3°8ŸÙ€· » yÏopp-950000000-4°8ŸÙ€· Yøyopp-950000000-5°8ŸÙ€· øPy opp-1000000000-3°;šÊ·~ðyÏopp-1000000000-4°;šÊ· ìtyopp-1000000000-5°;šÊ· Yøy pmu-a55arm,cortex-a55-pmu Š(pmu-a76arm,cortex-a76-pmu Š)psci arm,psci-1.0êsmctimerarm,armv8-timer @Š   soc+ simple-bus•™interrupt-controller@c000000 arm,gic-v3 ± È r   Š �ppi-partitionsinterrupt-partition-0Ý�(interrupt-partition-1Ý�)syscon@c53a000mediatek,mt8186-mcusyssysconr S D�syscon@10000000 mediatek,mt8186-topckgensysconrD�+syscon@10001000#mediatek,mt8186-infracfg_aosysconrDæ�,syscon@10003000mediatek,mt8186-pericfgsysconr0�Hpinctrl@10005000mediatek,mt8186-pinctrl€rP "$&*,°Bóiocfg0iocfg_ltiocfg_lmiocfg_lbiocfg_bliocfg_rbiocfg_rteintý *¹ÈŠº �*i2c0-default-pins�9pins-bus%€,9èQi2c1-default-pins�:pins-bus%‚�,9èQi2c2-default-pins�;pins-bus%„ƒ,9èQi2c3-default-pins�<pins-bus%†…,9èQi2c4-default-pins�=pins-bus%ˆ‡,9èQi2c5-default-pins�>pins-bus%Љ,9èQi2c6-default-pins�?pins-bus%Œ‹^É9èQi2c7-default-pins�@pins-bus%Ž�,9èQi2c8-default-pins�Apins-bus%��,9èQi2c9-default-pins�Epins-bus%’‘^É9èQsyscon@10006000)mediatek,mt8186-scpsyssysconsimple-mfdr`power-controller!mediatek,mt8186-power-controller+k�7power-domain@0rk+}mfg00+kpower-domain@1r,+kpower-domain@2rkpower-domain@3rkpower-domain@17rk++$}subsys-csirx-top0subsys-csirx-top1kpower-domain@4rk+,=}sys_ckref_ckkpower-domain@5rk,B,?}sys_ckref_ckkpower-domain@18rk+/+>}audioadspsubsys-adsp-bus+kpower-domain@19r+kpower-domain@20r,kpower-domain@16r,kpower-domain@6r0k+*++- ---M}dispmdpsubsys-smi-infrasubsys-smi-commonsubsys-smi-galssubsys-smi-iommu,+kpower-domain@14rk+). }vdec0larb,kpower-domain@10r 8k++++ /+#+%6}cam0cam1cam2cam3galssubsys-cam-tmsubsys-cam-top,+kpower-domain@12r kpower-domain@11r kpower-domain@7rk0+&}galssubsys-img-top,+kpower-domain@8rkpower-domain@9r (k+'1111P}subsys-ipe-topsubsys-ipe-larb0subsys-ipe-larb1subsys-ipe-smisubsys-ipe-gals,kpower-domain@13r k+$2}venc0subsys-larb,kpower-domain@15rk+:33%}wpe0subsys-larb-cksubsys-larb-pclk,kwatchdog@10007000mediatek,mt8186-wdt‘rpæ�Fsyscon@1000c000"mediatek,mt8186-apmixedsyssysconrÀD�pwrap@1000d000mediatek,mt8186-pwrapsysconrÐópwrapŠÂk,, }spiwrapspmi@10015000*mediatek,mt8186-spmimediatek,mt8195-spmi rP° ópmifspmimstk,,+2(}pmif_sys_ckpmif_tmr_ckspmimst_clk_mux©+2¹+t Šíñ vdisabledtimer@10017000,mediatek,mt8186-timermediatek,mt6765-timerrpŠÏk4mailbox@1022c000mediatek,mt8186-gcer"À@k,}gceŠªÐ�Nscp@10500000mediatek,mt8186-scp rP\�€ ósramcfgŠÍ�aadsp@10680000mediatek,mt8186-dsp@rh €h°hðócfgsramsecbusk+/+>}audiodspadsp_bus©+/+> ¹'+EÜrxtxç56î7 vdisabledmailbox@10686100mediatek,mt8186-adsp-mboxÐrhaŠi�5mailbox@10687100mediatek,mt8186-adsp-mboxÐrhqŠj�6spi@11000000mediatek,mt8186-norr k+3,O,c,d}spisfaxiaxi_s©+3¹+XŠ% vdisabledadc@11001000.mediatek,mt8186-auxadcmediatek,mt8173-auxadcrük,"}mainserial@11002000*mediatek,mt8186-uartmediatek,mt6577-uartr Šp k', }baudbusvokayserial@11003000*mediatek,mt8186-uartmediatek,mt6577-uartr0Šq k', }baudbus vdisabledi2c@11007000mediatek,mt8186-i2c rp Šik8,' }maindmaQ+vokayñ€default9i2c@11008000mediatek,mt8186-i2c r€ Šjk8,' }maindmaQ+vokayñ€&@default:i2c@11009000mediatek,mt8186-i2c r� €Škk8,' }maindmaQ+vokayñ€&'default;i2c@1100f000mediatek,mt8186-i2c r𠀊lk8,' }maindmaQ+vokayñ€default<i2c@11011000mediatek,mt8186-i2c r €€Šmk8,' }maindmaQ+vokayñ€default=i2c@11016000mediatek,mt8186-i2c r` Šbk8,' }maindmaQ+vokayñ€default>i2c@1100d000mediatek,mt8186-i2c rÐ Šck8,' }maindmaQ+vokayñ€default?i2c@11004000mediatek,mt8186-i2c r@ €Šnk8,' }maindmaQ+vokayñ€default@i2c@11005000mediatek,mt8186-i2c rP €€Šok8,' }maindmaQ+vokayñ€defaultAspi@1100a000(mediatek,mt8186-spimediatek,mt6765-spi+r ŠŠk+K+ ,}parent-clksel-clkspi-clk vdisabledthermal-sensor@1100b000mediatek,mt8186-lvtsr°Šck, @,GBC$Slvts-calib-data-1lvts-calib-data-2d�esvs@1100bc00mediatek,mt8186-svsr¼ŠŽk, }mainGDB(Ssvs-calibration-datat-calibration-data@,zsvs_rstpwm@1100e0002mediatek,mt8186-disp-pwmmediatek,mt8183-disp-pwmràŠ�†k+,4}mainmm vdisabledspi@11010000(mediatek,mt8186-spimediatek,mt6765-spi+rŠ‹k+K+ ,8}parent-clksel-clkspi-clk vdisabledspi@11012000(mediatek,mt8186-spimediatek,mt6765-spi+r Š‘k+K+ ,;}parent-clksel-clkspi-clk vdisabledspi@11013000(mediatek,mt8186-spimediatek,mt6765-spi+r0Š’k+K+ ,<}parent-clksel-clkspi-clk vdisabledspi@11014000(mediatek,mt8186-spimediatek,mt6765-spi+r@Štk+K+ ,J}parent-clksel-clkspi-clk vdisabledspi@11015000(mediatek,mt8186-spimediatek,mt6765-spi+rPŠuk+K+ ,K}parent-clksel-clkspi-clk vdisabledclock-controller@11017000mediatek,mt8186-imp_iic_wraprpD�8serial@11018000*mediatek,mt8186-uartmediatek,mt6577-uartr€Šö k', }baudbus vdisabledi2c@11019000mediatek,mt8186-i2c r� €Šdk8 ,' }maindmaQ+vokayñ€defaultEaudio-controller@11210000mediatek,mt8186-soundr! Äk,,,6+++F+ + ++e++h+?+@+A+B+C+ƒ+„+…+†+‡+,'}}aud_infra_clkmtkaif_26m_clktop_mux_audiotop_mux_audio_inttop_mainpll_d2_d4top_mux_aud_1top_apll1_cktop_mux_aud_2top_apll2_cktop_mux_aud_eng1top_apll1_d8top_mux_aud_eng2top_apll2_d8top_i2s0_m_seltop_i2s1_m_seltop_i2s2_m_seltop_i2s4_m_seltop_tdm_m_seltop_apll12_div0top_apll12_div1top_apll12_div2top_apll12_div4top_apll12_div_tdmtop_mux_audio_htop_clk26m_clkŠ©‘,¥+@F zaudiosys vdisabledusb@11201000#mediatek,mt8186-mtu3mediatek,mtu3 r -ÿ > ómacippc(k+,=,3,,>$}sys_ckref_ckmcu_ckdma_ckxhci_ckŠ/·Gî7+™¼ ÊH  vdisabledusb@11200000'mediatek,mt8186-xhcimediatek,mtk-xhcir ómac(k+,=,3,,>$}sys_ckref_ckmcu_ckdma_ckxhci_ckŠ& vdisabledmmc@11230000(mediatek,mt8186-mmcmediatek,mt8183-mmc r#Í k+ ,,U,}sourcehclksource_cgcryptoŠd©+ ¹ vdisabledmmc@11240000(mediatek,mt8186-mmcmediatek,mt8183-mmc r$Ék+,,V}sourcehclksource_cgŠe©+¹+o vdisabledusb@11281000#mediatek,mt8186-mtu3mediatek,mtu3 r(-ÿ(> ómacippc$k,B,?,7',@$}sys_ckref_ckmcu_ckdma_ckxhci_ckŠK·IJî7+™¼ ÊH$ vdisabledusb@11280000'mediatek,mt8186-xhcimediatek,mtk-xhcir(ómac$k,B,?,7',@$}sys_ckref_ckmcu_ckdma_ckxhci_ckŠD vdisabledt-phy@11c80000.mediatek,mt8186-tphymediatek,generic-tphy-v2+™Èvokayusb-phy@0rk'}refá�Iusb-phy@700r k'}refá�Jt-phy@11ca0000.mediatek,mt8186-tphymediatek,generic-tphy-v2+™Êvokayusb-phy@0rk'}refáì�Gefuse@11cb0000%mediatek,mt8186-efusemediatek,efuserË+lvts1-calib@1ccrÌ�Blvts2-calib@2f8rø�Ccalib@550rPP�Dgpu-speedbin@59crœü�Lsocinfo-data1@7a0r dsi-phy@11cc0000mediatek,mt8183-mipi-txrÌk'Dá fmipi_tx0_pll vdisabled�Qclock-controller@13000000mediatek,mt8186-mfgsysrD�Kgpu@13040000&mediatek,mt8186-maliarm,mali-bifrostr@kK0Š jobmmugpuî77 core0core1§GL Sspeed-bin‰MO vdisabled�jsyscon@14000000mediatek,mt8186-mmsyssysconrDæçNN$N�-mutex@14001000mediatek,mt8186-disp-mutexrk-Š'$N<²³î7smi@14002000mediatek,mt8186-smi-commonr  k----}apbsmigals0gals1î7�Osmi@14003000mediatek,mt8186-smi-larbr0k--}apbsmiPaOî7�Rsmi@14004000mediatek,mt8186-smi-larbr@k--}apbsmiPaOî7�Sovl@140050002mediatek,mt8186-disp-ovlmediatek,mt8192-disp-ovlrPk-Š)nP$NPî7ovl@140060008mediatek,mt8186-disp-ovl-2lmediatek,mt8192-disp-ovl-2lr`k-Š*nP!$N`î7rdma@140070004mediatek,mt8186-disp-rdmamediatek,mt8183-disp-rdmarpk-Š+nP"$Npî7color@140090006mediatek,mt8186-disp-colormediatek,mt8173-disp-colorr�k- Š-$N€î7dpi@1400a000mediatek,mt8186-dpir k+;- }pixelenginepll©+;¹+jŠ5î7 vdisabledportendpointccorr@1400b0006mediatek,mt8186-disp-ccorrmediatek,mt8192-disp-ccorrr°k-Š.$N°î7aal@1400c0002mediatek,mt8186-disp-aalmediatek,mt8183-disp-aalrÀk-Š0$NÀî7gamma@1400d0006mediatek,mt8186-disp-gammamediatek,mt8183-disp-gammarÐk- Š1$NÐî7postmask@1400e000<mediatek,mt8186-disp-postmaskmediatek,mt8192-disp-postmaskràk- Š2$Nàî7dither@1400f0008mediatek,mt8186-disp-dithermediatek,mt8183-disp-ditherrðk-Š3$Nðî7dsi@14013000mediatek,mt8186-dsir0k--Q}enginedigitalhsŠ7î7@-·Qudphy vdisabledportendpointiommu@14016000mediatek,mt8186-iommu-mmr`k-}bclkŠ98RSTUVWXYZ[\]^_î7Ž�Prdma@1401f0004mediatek,mt8186-disp-rdmamediatek,mt8183-disp-rdmarðk-Š4nP $Nðî7clock-controller@14020000mediatek,mt8186-wpesysrD�3smi@14023000mediatek,mt8186-smi-larbr0k33}apbsmiPaOî7�Wclock-controller@15020000mediatek,mt8186-imgsys1rD�0smi@1502e000mediatek,mt8186-smi-larbràk00}apbsmiP aOî7�Xclock-controller@15820000mediatek,mt8186-imgsys2r‚D�`smi@1582e000mediatek,mt8186-smi-larbr‚àk0`}apbsmiP aOî7�Yvideo-decoder@16000000mediatek,mt8186-vcodec-decr™+•@ÿðnP€›avideo-codec@16025000mediatek,mtk-vcodec-corerPŠW`nP€P�P‚PƒP„P…P†P‡PˆP‰PŠP‹ k+)..+U%}vdec-selvdec-soc-vdecvdecvdec-top©+)¹+Uî7smi@1602e000mediatek,mt8186-smi-larbràk..}apbsmiPaOî7�Uclock-controller@1602f000mediatek,mt8186-vdecsysrðD�.clock-controller@17000000mediatek,mt8186-vencsysrD�2smi@17010000mediatek,mt8186-smi-larbrk22}apbsmiPaOî7 �Vvideo-encoder@170200006mediatek,mt8186-vcodec-encmediatek,mt8183-vcodec-encr ŠóHnPàPáPâPãPäPåPæPçPèk2 }venc_sel©+$¹+Uî7 ›ajpeg-encoder@17030000+mediatek,mt8186-jpgencmediatek,mtk-jpgencrŠõk2}jpgenc nPéPêPëPìî7 clock-controller@1a000000mediatek,mt8186-camsysrD�/smi@1a001000mediatek,mt8186-smi-larbrk//}apbsmiP aOî7 �Zsmi@1a002000mediatek,mt8186-smi-larbr k//}apbsmiPaOî7 �[smi@1a00f000mediatek,mt8186-smi-larbrðk/b}apbsmiPaOî7 �\smi@1a010000mediatek,mt8186-smi-larbrk/c}apbsmiPaOî7 �]clock-controller@1a04f000mediatek,mt8186-camsys_rawarðD�bclock-controller@1a06f000mediatek,mt8186-camsys_rawbrðD�cclock-controller@1b000000mediatek,mt8186-mdpsysrD�dsmi@1b002000mediatek,mt8186-smi-larbr kdd}apbsmiPaOî7�Tclock-controller@1c000000mediatek,mt8186-ipesysrD�1smi@1c00f000mediatek,mt8186-smi-larbrðk11}apbsmiPaOî7 �_smi@1c10f000mediatek,mt8186-smi-larbrðk11}apbsmiPaOî7 �^thermal-zonescpu-little0-thermal¨è¶–Ìetripstrip-alert0ÜLèÐEpassive�ftrip-alert1ÜsèÐEhottrip-crit܆ è Ecriticalcooling-mapsmap0ófHøÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu-little1-thermal¨è¶–Ìetripstrip-alert0ÜLèÐEpassive�gtrip-alert1ÜsèÐEhottrip-crit܆ è Ecriticalcooling-mapsmap0ógHøÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu-little2-thermal¨è¶–Ìetripstrip-alert0ÜLèÐEpassive�htrip-alert1ÜsèÐEhottrip-crit܆ è Ecriticalcooling-mapsmap0óhHøÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcam-thermal¨è¶úÌetripstrip-alert0ÜLèÐEpassivetrip-alert1ÜsèÐEhottrip-crit܆ è Ecriticalnna-thermal¨è¶úÌetripstrip-alert0ÜLèÐEpassivetrip-alert1ÜsèÐEhottrip-crit܆ è Ecriticaladsp-thermal¨è¶úÌetripstrip-alert0ÜLèÐEpassivetrip-alert1ÜsèÐEhottrip-crit܆ è Ecriticalgpu-thermal¨è¶úÌetripstrip-alert0ÜLèÐEpassive�itrip-alert1ÜsèÐEhottrip-crit܆ è Ecriticalcooling-mapsmap0ói øjÿÿÿÿÿÿÿÿcpu-big0-thermal¨è¶dÌetripstrip-alert0ÜLèÐEpassive�ktrip-alert1ÜsèÐEhottrip-crit܆ è Ecriticalcooling-mapsmap0ókøÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu-big1-thermal¨è¶dÌetripstrip-alert0ÜLèÐEpassive�ltrip-alert1ÜsèÐEhottrip-crit܆ è Ecriticalcooling-mapsmap0óløÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿchosenserial0:921600n8memory@40000000×memoryr@€ compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeovl0ovl-2l0rdma0rdma1serial0clocksregstatusclock-namesoperating-points-v2phandleopp-sharedopp-hzopp-microvoltrequired-oppscpudevice_typeenable-methodclock-frequencydynamic-power-coefficientcapacity-dmips-mhzcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cache#cooling-cellsmediatek,ccientry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unified#clock-cellsclock-divclock-multclock-output-namesopp-supported-hwinterruptsdma-ranges#interrupt-cells#redistributor-regionsinterrupt-controlleraffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangespinmuxbias-disabledrive-strength-microampinput-enablebias-pull-up#power-domain-cellsmediatek,infracfgmediatek,disable-extrstassigned-clocksassigned-clock-parents#mbox-cellsmbox-namesmboxespower-domains#io-channel-cellspinctrl-namespinctrl-0i2c-scl-internal-delay-nsresetsnvmem-cellsnvmem-cell-names#thermal-sensor-cellsreset-names#pwm-cellsmediatek,apmixedsysmediatek,topckgenphyswakeup-sourcemediatek,syscon-wakeup#phy-cellsmediatek,discthbitsinterrupt-namespower-domain-namesmediatek,gce-client-regmediatek,gce-eventsmediatek,larb-idmediatek,smiiommusphy-namesmediatek,larbs#iommu-cellsmediatek,scppolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicestdout-path