Ð þí �8 Ì(Á ” !,ARM Corstone1000 FPGA MPS3 board2arm,corstone1000-mps3aliases=/soc/serial@1a510000E/soc/serial@1a520000chosenMserial0:115200n8cpus cpu@0Ycpu2arm,cortex-a35eipsciwmemory@88200000Ymemoryeˆ wàinterrupt-controller@1c000000 2arm,gic-400ˆ™ eð ðð  ® ¹l2-cache02cacheÁÏÛæ@ö¹clock-100000000 2fixed-clockõá apb_pclk¹clock-48000000 2fixed-clockÜlsmclktimer2arm,armv8-timer0®   clock-50000000 2fixed-clockúð€uartclk¹psci2arm,psci-1.0arm,psci-0.2psmcsoc 2simple-bus 1timer@1a2200002arm,armv7-timer-meme" 1frame@1a2300008 ®e#serial@1a5100002arm,pl011arm,primecelleQ ®ELuartclkapb_pclkserial@1a5200002arm,pl011arm,primecelleR ®ELuartclkapb_pclkmailbox@1b8200002arm,mhuv2-txarm,primecelle‚E Lapb_pclk ®-Xdxokay disabledmailbox@1b8300002arm,mhuv2-rxarm,primecelleƒE Lapb_pclk ®.Xdxokay disabledethernet@40100002smsc,lan9220smsc,lan9115e@†mii ®t�œusb@402000002nxp,usb-isp1763e@  ®r¯¹host interrupt-parent#address-cells#size-cellsmodelcompatibleserial0serial1stdout-pathdevice_typeregenable-methodnext-level-cache#interrupt-cellsinterrupt-controllerinterruptsphandlecache-unifiedcache-levelcache-sizecache-line-sizecache-sets#clock-cellsclock-frequencyclock-output-namesrangesframe-numberclocksclock-names#mbox-cellsarm,mhuv2-protocolssecure-statusphy-modereg-io-widthsmsc,irq-push-pullbus-widthdr_mode