^T8O(|O!radxa,rock-5-itxrockchip,rk3588 +7Radxa ROCK 5 ITXaliases=/pinctrl/gpio@fd8a0000C/pinctrl/gpio@fec20000I/pinctrl/gpio@fec30000O/pinctrl/gpio@fec40000U/pinctrl/gpio@fec50000[/i2c@fd880000`/i2c@fea90000e/i2c@feaa0000j/i2c@feab0000o/i2c@feac0000t/i2c@fead0000y/i2c@fec80000~/i2c@fec90000/i2c@feca0000/serial@fd890000/serial@feb40000/serial@feb50000/serial@feb60000/serial@feb70000/serial@feb80000/serial@feb90000/serial@feba0000/serial@febb0000/serial@febc0000/spi@feb00000/spi@feb10000/spi@feb20000/spi@feb30000/spi@fecb0000/mmc@fe2e0000/mmc@fe2c0000/mmc@fe2d0000cpus+cpu-mapcluster0core0core1core2core3cluster1core0core1cluster2core0core1 cpu@0cpuarm,cortex-a55psci"5 < L0,a q~@@  "cpu@100cpuarm,cortex-a55psci"5 a q~@@ "cpu@200cpuarm,cortex-a55psci"5 a q~@@ "cpu@300cpuarm,cortex-a55psci"5 a q~@@ "cpu@400cpuarm,cortex-a76psci"5 < L0,a q~@@"cpu@500cpuarm,cortex-a76psci"5 a q~@@"cpu@600cpuarm,cortex-a76psci"5 < L0,a q~@@"cpu@700cpuarm,cortex-a76psci"5 a q~@@" idle-states*pscicpu-sleeparm,idle-state7H_dpx" l2-cache-l0caches@" l2-cache-l1caches@"l2-cache-l2caches@"l2-cache-l3caches@"l2-cache-b0caches@"l2-cache-b1caches@"l2-cache-b2caches@"l2-cache-b3caches@"l3-cachecaches0@"display-subsystemrockchip,display-subsystemfirmwareopteelinaro,optee-tzsmcscmi arm,scmi-smc+protocol@14" protocol@16pmu-a55arm,cortex-a55-pmupmu-a76arm,cortex-a76-pmupsci arm,psci-1.0smcclock-0 fixed-clock)׫splltimerarm,armv8-timerP    % sec-physphysvirthyp-physhyp-virtclock-1 fixed-clockn6xin24mclock-2 fixed-clockxin32kreserved-memory+shmem@10f000arm,scmi-shmem!"gpu@fb000000*rockchip,rk3588-maliarm,mali-valhall-csf < L 5(corecoregroupstacks 0\]^  jobmmugpu4 Bokay!I""usb@fc000000rockchip,rk3588-dwc3snps,dwc3@5(ref_clksuspend_clkbus_clkUotg ]#$busb2-phyusb3-phy lutmi_wide4 uR|Bokay(port+endpoint@08%"usb@fc800000"rockchip,rk3588-ehcigeneric-ehci5&]'busb4 Bokayusb@fc840000"rockchip,rk3588-ohcigeneric-ohci5&]'busb4 Bokayusb@fc880000"rockchip,rk3588-ehcigeneric-ehci5(])busb4 Bokayusb@fc8c0000"rockchip,rk3588-ohcigeneric-ohci5(])busb4 Bokayusb@fcd00000rockchip,rk3588-dwc3snps,dwc3@(5jihkr&(ref_clksuspend_clkbus_clkutmipipeUhost]* busb3-phy lutmi_wideu4|H Bdisablediommu@fc900000 arm,smmu-v3 @qsvo eventqgerrorpriqcmdq-syncb Bdisablediommu@fcb00000 arm,smmu-v3 @}{ eventqgerrorpriqcmdq-syncb Bdisabledsyscon@fd58a000)rockchip,rk3588-pmugrfsysconsimple-mfdX"osyscon@fd58c000rockchip,rk3588-sys-grfsysconX"jsyscon@fd5a4000rockchip,rk3588-vop-grfsysconZ@ "ksyscon@fd5a6000rockchip,rk3588-vo0-grfsysconZ` 5"syscon@fd5a8000rockchip,rk3588-vo1-grfsysconZ@5"lsyscon@fd5ac000rockchip,rk3588-usb-grfsysconZ@"syscon@fd5b0000rockchip,rk3588-php-grfsyscon[",syscon@fd5bc000$rockchip,rk3588-pipe-phy-grfsyscon["syscon@fd5c4000$rockchip,rk3588-pipe-phy-grfsyscon\@"syscon@fd5c8000$rockchip,rk3588-usbdpphy-grfsyscon\@"syscon@fd5d0000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@+"usb2phy@0rockchip,rk3588-usb2phy5(phyclk usb480m_phy0umophyapbBokay"otg-port{Bokay"#syscon@fd5d8000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@+usb2phy@8000rockchip,rk3588-usb2phy5(phyclk usb480m_phy2uoophyapbBokay"&host-port{Bokay+"'syscon@fd5dc000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@+usb2phy@c000rockchip,rk3588-usb2phy5(phyclk usb480m_phy3up ophyapbBokay"(host-port{Bokay+")syscon@fd5e0000$rockchip,rk3588-hdptxphy-grfsyscon^"syscon@fd5f0000rockchip,rk3588-iocsyscon_"sram@fd600000 mmio-sram``+clock-controller@fd7c0000rockchip,rk3588-cru|<]q@LA.2Fq)׫ׄe/ׄ eZ р ,"i2c@fd880000(rockchip,rk3588-i2crockchip,rk3399-i2c=5ts (i2cpclk-default+Bokayregulator@42rockchip,rk8602Bvdd_cpu_big0_s0dp 8M."regulator-state-memXregulator@43 rockchip,rk8603rockchip,rk8602Cvdd_cpu_big1_s0dp 8M."regulator-state-memXserial@fd890000&rockchip,rk3588-uartsnps,dw-apb-uartK5(baudclkapb_pclkq//vtxrx0default Bdisabledpwm@fd8b0000(rockchip,rk3588-pwmrockchip,rk3328-pwm5 (pwmpclk1default Bdisabledpwm@fd8b0010(rockchip,rk3588-pwmrockchip,rk3328-pwm5 (pwmpclk2default Bdisabledpwm@fd8b0020(rockchip,rk3588-pwmrockchip,rk3328-pwm 5 (pwmpclk3default Bdisabledpwm@fd8b0030(rockchip,rk3588-pwmrockchip,rk3328-pwm05 (pwmpclk4default Bdisabledpower-management@fd8d8000&rockchip,rk3588-pmusysconsimple-mfd"mpower-controller!rockchip,rk3588-power-controller+Bokay" power-domain@8+power-domain@9  5!#" 567+power-domain@10 5!#"8power-domain@11 5!#"9power-domain@12 5:;<=power-domain@13 +power-domain@14(5>power-domain@15 5?power-domain@165 @AB+power-domain@17 5 CDEpower-domain@215 FGHIJKLM+power-domain@235CANpower-domain@14 5>power-domain@155?power-domain@225Opower-domain@245[Z]PQ+power-domain@2585ZRpower-domain@2685QSTpower-domain@2705UVWX+power-domain@28 5YZpower-domain@29(5[\power-domain@305z{]power-domain@31@5W^_`apower-domain@33!5WZ[power-domain@34"5WZ[power-domain@37%52bpower-domain@38&545power-domain@40(cvideo-codec@fdb50000+rockchip,rk3588-vpu121rockchip,rk3568-vpuw vdpu5 (aclkhclkd4 iommu@fdb50800,rockchip,rk3588-iommurockchip,rk3568-iommu@v (aclkiface54 b"drga@fdb80000(rockchip,rk3588-rgarockchip,rk3288-rgat5(aclkhclksclkurqp ocoreaxiahb4 video-codec@fdba0000rockchip,rk3588-vepu121z5 (aclkhclke4 iommu@fdba0800,rockchip,rk3588-iommurockchip,rk3568-iommu@y5 (aclkiface4 b"evideo-codec@fdba4000rockchip,rk3588-vepu121@|5 (aclkhclkf4 iommu@fdba4800,rockchip,rk3588-iommurockchip,rk3568-iommuH@{5 (aclkiface4 b"fvideo-codec@fdba8000rockchip,rk3588-vepu121~5 (aclkhclkg4 iommu@fdba8800,rockchip,rk3588-iommurockchip,rk3568-iommu@}5 (aclkiface4 b"gvideo-codec@fdbac000rockchip,rk3588-vepu1215 (aclkhclkh4 iommu@fdbac800,rockchip,rk3588-iommurockchip,rk3568-iommu@5 (aclkiface4 b"hvideo-codec@fdc70000rockchip,rk3588-av1-vpul vdpu<ACLׄׄ5AC (aclkhclk4  uvop@fdd90000rockchip,rk3588-vop BPvopgamma-lut85]\abcd[7(aclkhclkdclk_vp0dclk_vp1dclk_vp2dclk_vp3pclk_vopi4 jklm Bdisabledports+"port@0+port@1+port@2+port@3+iommu@fdd97e00,rockchip,rk3588-iommurockchip,rk3568-iommu ~5]\ (aclkifaceb4  Bdisabled"ii2s@fddc0000rockchip,rk3588-i2s-tdm5(mclk_txmclk_rxhclk<qnvtx4 uotx-m Bdisabledi2s@fddf0000rockchip,rk3588-i2s-tdm5445(mclk_txmclk_rxhclk<1qnvtx4 uotx-m Bdisabledi2s@fddfc000rockchip,rk3588-i2s-tdm500,(mclk_txmclk_rxhclk<-qnvrx4 uorx-m Bdisabledqos@fdf35000rockchip,rk3588-qossysconP ":qos@fdf35200rockchip,rk3588-qossysconR ";qos@fdf35400rockchip,rk3588-qossysconT "<qos@fdf35600rockchip,rk3588-qossysconV "=qos@fdf36000rockchip,rk3588-qossyscon` "]qos@fdf39000rockchip,rk3588-qossyscon "bqos@fdf3d800rockchip,rk3588-qossyscon "cqos@fdf3e000rockchip,rk3588-qossyscon "_qos@fdf3e200rockchip,rk3588-qossyscon "^qos@fdf3e400rockchip,rk3588-qossyscon "`qos@fdf3e600rockchip,rk3588-qossyscon "aqos@fdf40000rockchip,rk3588-qossyscon "[qos@fdf40200rockchip,rk3588-qossyscon "\qos@fdf40400rockchip,rk3588-qossyscon "Uqos@fdf40500rockchip,rk3588-qossyscon "Vqos@fdf40600rockchip,rk3588-qossyscon "Wqos@fdf40800rockchip,rk3588-qossyscon "Xqos@fdf41000rockchip,rk3588-qossyscon "Yqos@fdf41100rockchip,rk3588-qossyscon "Zqos@fdf60000rockchip,rk3588-qossyscon "@qos@fdf60200rockchip,rk3588-qossyscon "Aqos@fdf60400rockchip,rk3588-qossyscon "Bqos@fdf61000rockchip,rk3588-qossyscon "Cqos@fdf61200rockchip,rk3588-qossyscon "Dqos@fdf61400rockchip,rk3588-qossyscon "Eqos@fdf62000rockchip,rk3588-qossyscon ">qos@fdf63000rockchip,rk3588-qossyscon0 "?qos@fdf64000rockchip,rk3588-qossyscon@ "Nqos@fdf66000rockchip,rk3588-qossyscon` "Fqos@fdf66200rockchip,rk3588-qossysconb "Gqos@fdf66400rockchip,rk3588-qossyscond "Hqos@fdf66600rockchip,rk3588-qossysconf "Iqos@fdf66800rockchip,rk3588-qossysconh "Jqos@fdf66a00rockchip,rk3588-qossysconj "Kqos@fdf66c00rockchip,rk3588-qossysconl "Lqos@fdf66e00rockchip,rk3588-qossysconn "Mqos@fdf67000rockchip,rk3588-qossysconp "Oqos@fdf67200rockchip,rk3588-qossysconr qos@fdf70000rockchip,rk3588-qossyscon "8qos@fdf71000rockchip,rk3588-qossyscon "9qos@fdf72000rockchip,rk3588-qossyscon "5qos@fdf72200rockchip,rk3588-qossyscon" "6qos@fdf72400rockchip,rk3588-qossyscon$ "7qos@fdf80000rockchip,rk3588-qossyscon "Rqos@fdf81000rockchip,rk3588-qossyscon "Sqos@fdf81200rockchip,rk3588-qossyscon "Tqos@fdf82000rockchip,rk3588-qossyscon "Pqos@fdf82200rockchip,rk3588-qossyscon" "Qdfi@fe060000rockchip,rk3588-dfi@&0:opcie@fe180000*rockchip,rk3588-pcierockchip,rk3568-pcie%0?05CH>MR)(aclk_mstaclk_slvaclk_dbipclkauxpipepciP syspmcmsglegacyerr/@`Sppppar0q0]* bpcie-phy4 "T @ @0 @@dbiapbconfigu). opwrpipe+Bokaydefaultr stlegacy-interrupt-controller/ "ppcie@fe190000*rockchip,rk3588-pcierockchip,rk3568-pcie%@O05DI?NSs)(aclk_mstaclk_slvaclk_dbipclkauxpipepciP syspmcmsglegacyerr/@`Suuuuar@q@]v bpcie-phy4 "T @ @0 A@dbiapbconfigu*/ opwrpipe+Bokaydefaultw xtlegacy-interrupt-controller/ "uethernet@fe1c0000&rockchip,rk3588-gmacsnps,dwmac-4.20a  macirqeth_wake_irq(567Y^50(stmmacethclk_mac_refpclk_macaclk_macptp_ref4 !u$ ostmmacethj,yz { Bdisabledmdiosnps,dwmac-mdio+stmmac-axi-config%/?"yrx-queues-configO"zqueue0queue1tx-queues-confige"{queue0queue1sata@fe210000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci!(5b_eTo(satapmaliverxoobrefasic{+ Bdisabledsata-port@0@]v bsata-phy  sata@fe230000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci#(5dagVq(satapmaliverxoobrefasic{+ Bdisabledsata-port@0@]* bsata-phy  spi@fe2b0000 rockchip,sfc+@5/0(clk_sfchclk_sfc+Bokaydefault|flash@0jedec,spi-normmc@fe2c00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshc,@ 5  (biuciuciu-driveciu-sample default}~4 (Bokay %-4BNmmc@fe2d00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshc-@ 5(biuciuciu-driveciu-sampleрdefault4 %Bokay[er-4Bmmc@fe2e0000rockchip,rk3588-dwcmshc.<-., L n6 (5,*+-.(corebusaxiblocktimer default(uocorebusaxiblocktimerBokay%i2s@fe470000rockchip,rk3588-i2s-tdmG5+/((mclk_txmclk_rxhclk<)-q//vtxrx4 &u*+ otx-mrx-mdefaultBokayport"endpointi2s 8"i2s@fe480000rockchip,rk3588-i2s-tdmH5y}u(mclk_txmclk_rxhclkq//vtxrxu^_ otx-mrx-mdefault( Bdisabledi2s@fe490000(rockchip,rk3588-i2srockchip,rk3066-i2sI5(i2s_clki2s_hclk<qvtxrx4 &default Bdisabledi2s@fe4a0000(rockchip,rk3588-i2srockchip,rk3066-i2sJ5%(i2s_clki2s_hclk<"qvtxrx4 &default Bdisabledinterrupt-controller@fe600000 arm,gic-v3 `h  a 8 "/+"msi-controller@fe640000arm,gic-v3-itsd " 1"qmsi-controller@fe660000arm,gic-v3-itsf " 1"ppi-partitionsinterrupt-partition-0 <"interrupt-partition-1 < "dma-controller@fea10000arm,pl330arm,primecell@ VW E5n (apb_pclk \"/dma-controller@fea30000arm,pl330arm,primecell@ XY E5o (apb_pclk \"i2c@fea90000(rockchip,rk3588-i2crockchip,rk3399-i2c5{ (i2cpclk>default+Bokayregulator@42rockchip,rk8602B vdd_npu_s0dp ~8M.regulator-state-memXi2c@feaa0000(rockchip,rk3588-i2crockchip,rk3399-i2c5| (i2cpclk?default+ Bdisabledi2c@feab0000(rockchip,rk3588-i2crockchip,rk3399-i2c5} (i2cpclk@default+ Bdisabledi2c@feac0000(rockchip,rk3588-i2crockchip,rk3399-i2c5~ (i2cpclkAdefault+ Bdisabledi2c@fead0000(rockchip,rk3588-i2crockchip,rk3399-i2c5 (i2cpclkBdefault+ Bdisabledtimer@feae0000,rockchip,rk3588-timerrockchip,rk3288-timer !5TW (pclktimerwatchdog@feaf0000 rockchip,rk3588-wdtsnps,dw-wdt5dc (tclkpclk;spi@feb00000(rockchip,rk3588-spirockchip,rk3066-spiF5(spiclkapb_pclkq//vtxrx g default+ Bdisabledspi@feb10000(rockchip,rk3588-spirockchip,rk3066-spiG5(spiclkapb_pclkq//vtxrx g default+ Bdisabledspi@feb20000(rockchip,rk3588-spirockchip,rk3066-spiH5(spiclkapb_pclkqvtxrx gdefault+Bokay<L pmic@0rockchip,rk806 n ~ defaultB@  . . . . . . . . . .  (. 5 B O.dvs1-null-pins [gpio_pwrctrl1 `pin_fun0"dvs2-null-pins [gpio_pwrctrl2 `pin_fun0"dvs3-null-pins [gpio_pwrctrl3 `pin_fun0"regulatorsdcdc-reg1dp ~80 vdd_gpu_s0 i""regulator-state-memXdcdc-reg2dp ~80vdd_cpu_lit_s0"regulator-state-memXdcdc-reg3 L q80 vdd_log_s0regulator-state-mem  qdcdc-reg4dp ~80 vdd_vdenc_s0regulator-state-memXdcdc-reg5 L 80 vdd_ddr_s0regulator-state-memX Pdcdc-reg6 vdd2_ddr_s3regulator-state-mem dcdc-reg7 80vdd_2v0_pldo_s3"regulator-state-mem  dcdc-reg82Z 2Z vcc_3v3_s3"regulator-state-mem  2Zdcdc-reg9 vddq_ddr_s0regulator-state-memXdcdc-reg10w@ w@ vcc_1v8_s3regulator-state-mem  w@pldo-reg1w@ w@ avcc_1v8_s0"regulator-state-mem  w@pldo-reg2w@ w@ vcc_1v8_s0regulator-state-mem  w@pldo-reg3O O avdd_1v2_s0regulator-state-memXpldo-reg42Z 2Z80 vcc_3v3_s0regulator-state-mem  2Zpldo-reg5w@ 2Z80 vccio_sd_s0"regulator-state-memXpldo-reg6w@ w@ pldo6_s3regulator-state-mem  w@nldo-reg1 q q vdd_0v75_s3regulator-state-mem  qnldo-reg2 P Pvdd_ddr_pll_s0regulator-state-mem  Pnldo-reg3 q q avdd_0v75_s0regulator-state-memXnldo-reg4 P P vdd_0v85_s0regulator-state-mem  |nldo-reg5 q q vdd_0v75_s0regulator-state-mem  qspi@feb30000(rockchip,rk3588-spirockchip,rk3066-spiI5(spiclkapb_pclkqvtxrx g default+ Bdisabledserial@feb40000&rockchip,rk3588-uartsnps,dw-apb-uartL5(baudclkapb_pclkq// vtxrxdefault Bdisabledserial@feb50000&rockchip,rk3588-uartsnps,dw-apb-uartM5(baudclkapb_pclkq/ / vtxrxdefaultBokayserial@feb60000&rockchip,rk3588-uartsnps,dw-apb-uartN5(baudclkapb_pclkq/ / vtxrxdefault Bdisabledserial@feb70000&rockchip,rk3588-uartsnps,dw-apb-uartO5(baudclkapb_pclkq vtxrxdefault Bdisabledserial@feb80000&rockchip,rk3588-uartsnps,dw-apb-uartP5(baudclkapb_pclkq vtxrxdefault Bdisabledserial@feb90000&rockchip,rk3588-uartsnps,dw-apb-uartQ5(baudclkapb_pclkq vtxrx defaultBokayserial@feba0000&rockchip,rk3588-uartsnps,dw-apb-uartR5(baudclkapb_pclkqnnvtxrxdefault Bdisabledserial@febb0000&rockchip,rk3588-uartsnps,dw-apb-uartS5(baudclkapb_pclkqn n vtxrxdefault Bdisabledserial@febc0000&rockchip,rk3588-uartsnps,dw-apb-uartT5(baudclkapb_pclkqn n vtxrxdefault Bdisabledpwm@febd0000(rockchip,rk3588-pwmrockchip,rk3328-pwm5LK (pwmpclkdefault Bdisabledpwm@febd0010(rockchip,rk3588-pwmrockchip,rk3328-pwm5LK (pwmpclkdefault Bdisabledpwm@febd0020(rockchip,rk3588-pwmrockchip,rk3328-pwm 5LK (pwmpclkdefault Bdisabledpwm@febd0030(rockchip,rk3588-pwmrockchip,rk3328-pwm05LK (pwmpclkdefault Bdisabledpwm@febe0000(rockchip,rk3588-pwmrockchip,rk3328-pwm5ON (pwmpclkdefault Bdisabledpwm@febe0010(rockchip,rk3588-pwmrockchip,rk3328-pwm5ON (pwmpclkdefault Bdisabledpwm@febe0020(rockchip,rk3588-pwmrockchip,rk3328-pwm 5ON (pwmpclkdefault Bdisabledpwm@febe0030(rockchip,rk3588-pwmrockchip,rk3328-pwm05ON (pwmpclkdefault Bdisabledpwm@febf0000(rockchip,rk3588-pwmrockchip,rk3328-pwm5RQ (pwmpclkdefault Bdisabledpwm@febf0010(rockchip,rk3588-pwmrockchip,rk3328-pwm5RQ (pwmpclkdefault Bdisabledpwm@febf0020(rockchip,rk3588-pwmrockchip,rk3328-pwm 5RQ (pwmpclkdefaultBokay"pwm@febf0030(rockchip,rk3588-pwmrockchip,rk3328-pwm05RQ (pwmpclkdefault Bdisabledthermal-zonespackage-thermal   tripspackage-crit 8   criticalpackage-fan0  P active"package-fan1   active"cooling-mapsmap0  map1  bigcore0-thermal d  tripsbigcore0-alert L  passive"bigcore0-crit 8   criticalcooling-mapsmap0  bigcore2-thermal d  tripsbigcore2-alert L  passive"bigcore2-crit 8   criticalcooling-mapsmap0   littlecore-thermal d  tripslittlecore-alert L  passive"littlecore-crit 8   criticalcooling-mapsmap0 0 center-thermal   tripscenter-crit 8   criticalgpu-thermal d  tripsgpu-alert L  passive"gpu-crit 8   criticalcooling-mapsmap0  npu-thermal   tripsnpu-crit 8   criticaltsadc@fec00000rockchip,rk3588-tsadc5(tsadcapb_pclk<LuVWotsadc-apbtsadc  / F adefaultsleep kBokay"adc@fec10000rockchip,rk3588-saradc 5(saradcapb_pclkuU osaradc-apbBokay "i2c@fec80000(rockchip,rk3588-i2crockchip,rk3399-i2c5 (i2cpclkCdefault+Bokayrtc@51haoyu,hym8563Q wifi_32kout default"i2c@fec90000(rockchip,rk3588-i2crockchip,rk3399-i2c5 (i2cpclkDdefault+Bokayaudio-codec@11everest,es8316<1L51(mclkportendpoint8"i2c@feca0000(rockchip,rk3588-i2crockchip,rk3399-i2c5 (i2cpclkEdefault+Bokayusb-typec@22 fcs,fusb302" x default connectorusb-c-connector dual USB-C source ,ports+port@0endpoint8"port@1endpoint8"%port@2endpoint8"spi@fecb0000(rockchip,rk3588-spirockchip,rk3066-spiJ5(spiclkapb_pclkqn nvtxrx g default+ Bdisabledefuse@fecc0000rockchip,rk3588-otp 5(otpapb_pclkphyarbu ootpapbarb+cpu-code@2id@7cpu-leakage@17cpu-leakage@18cpu-leakage@19log-leakage@1agpu-leakage@1bcpu-version@1c npu-leakage@28(codec-leakage@29)dma-controller@fed10000arm,pl330arm,primecell@ Z[ E5p (apb_pclk \"nphy@fed60000rockchip,rk3588-hdptx-phy 5T(refapb{8u#cde!""ophyapbinitcmnlaneroplllcpll Bdisabledphy@fed80000rockchip,rk3588-usbdp-phy{5lV(refclkimmortalpclkutmi(u   oinitcmnlanepcs_apbpma_apb    Bokay ! - @s Ns"$port+endpoint@08"endpoint@18"phy@fee00000rockchip,rk3588-naneng-combphy5vW (refapbpipe<L{u<Cophyapb \, nBokay"vphy@fee20000rockchip,rk3588-naneng-combphy5xW (refapbpipe<L{u>Eophyapb \, nBokay"*sram@ff001000 mmio-sram+pinctrlrockchip,rk3588-pinctrl+"gpio@fd8a0000rockchip,gpio-bank5qr n  ~/"gpio@fec20000rockchip,gpio-bank5st n  ~/"gpio@fec30000rockchip,gpio-bank5uv n @  ~/gpio@fec40000rockchip,gpio-bank5wx n `  ~/"xgpio@fec50000rockchip,gpio-bank5yz n  ~/"spcfg-pull-up "pcfg-pull-down "pcfg-pull-none "pcfg-pull-none-drv-level-2  "pcfg-pull-up-drv-level-1  "pcfg-pull-up-drv-level-2  "pcfg-pull-up-drv-level-6  "pcfg-pull-none-smt  "auddsmbt1120can0can1can2cifclk32kcpuddrphych0ddrphych1ddrphych2ddrphych3dp0dp1emmcemmc-rstnout "emmc-bus8 "emmc-clk "emmc-cmd "emmc-data-strobe "eth1fspifspim2-pins` "|gmac1gpuhdmii2c0i2c0m2-xfer "-i2c1i2c1m2-xfer   "i2c2i2c2m0-xfer   "i2c3i2c3m0-xfer   "i2c4i2c4m1-xfer   "i2c5i2c5m0-xfer   "i2c6i2c6m0-xfer   "i2c7i2c7m0-xfer   "i2c8i2c8m4-xfer   "i2s0i2s0-lrck "i2s0-mclk "i2s0-sclk "i2s0-sdi0 "i2s0-sdo0 "i2s1i2s1m0-lrck "i2s1m0-sclk "i2s1m0-sdi0 "i2s1m0-sdi1 "i2s1m0-sdi2 "i2s1m0-sdi3 "i2s1m0-sdo0  "i2s1m0-sdo1  "i2s1m0-sdo2  "i2s1m0-sdo3  "i2s2i2s2m1-lrck "i2s2m1-sclk  "i2s2m1-sdi  "i2s2m1-sdo  "i2s3i2s3-lrck "i2s3-sclk "i2s3-sdi "i2s3-sdo "jtaglitcpumcumipinpupcie20x1pcie30phypcie30x1pcie30x2pcie30x4pdm0pdm1pmicpmic-pinsp "pmupwm0pwm0m0-pins "1pwm1pwm1m0-pins "2pwm2pwm2m0-pins "3pwm3pwm3m0-pins "4pwm4pwm4m0-pins  "pwm5pwm5m0-pins "pwm6pwm6m0-pins  "pwm7pwm7m0-pins  "pwm8pwm8m0-pins  "pwm9pwm9m0-pins  "pwm10pwm10m0-pins  "pwm11pwm11m0-pins  "pwm12pwm12m0-pins  "pwm13pwm13m0-pins  "pwm14pwm14m1-pins  "pwm15pwm15m0-pins  "refclksatasata0sata1sata2sdiosdiom0-pins`    "sdmmcsdmmc-bus4@ "}sdmmc-clk "~sdmmc-cmd "sdmmc-det "spdif0spdif1spi0spi0m0-pins0 "spi0m0-cs0 "spi0m0-cs1 "spi1spi1m1-pins0 "spi1m1-cs0 "spi1m1-cs1 "spi2spi2m2-pins0  "spi2m2-cs0 "spi3spi3m1-pins0  "spi3m1-cs0 "spi3m1-cs1 "spi4spi4m0-pins0 "spi4m0-cs0 "spi4m0-cs1 "tsadctsadc-shut-org "uart0uart0m1-xfer  "0uart1uart1m1-xfer   "uart2uart2m0-xfer  "uart3uart3m1-xfer   "uart4uart4m1-xfer   "uart5uart5m1-xfer   "uart6uart6m1-xfer   "uart6m1-ctsn  "uart6m1-rtsn  "uart7uart7m1-xfer   "uart8uart8m1-xfer   "uart9uart9m1-xfer   "vopbt656gpio-functsadc-gpio-func "eth0gmac0hym8563rtc-int "ledsled-pins "pciepcie20x1-2-perstn "wpcie30x1-0-perstn-m1-l "pcie30x1-1-perstn "rpcie30x2-perstn-m1-l " pcie30x4-perstn-m1-l "ekey-en "!pcie30x4-pwren-h ""soundhp-detect "usbusb-host-pwren-h "#vcc5v0-otg-en rl3523-reset  "usb-typecusbc0-int  "vbus5v0-typec-en " hdmirxhdmirx-det sdio-pwrseqwifi-enable-h "wireless-wlanwifi-host-wake-irq btbt-enable-h bt-host-wake-l bt-wake-l dpdp1-hpd usb@fc400000rockchip,rk3588-dwc3snps,dwc3@@5(ref_clksuspend_clkbus_clkUhost ]busb2-phyusb3-phy lutmi_wide4 uS|Bokay+hub@1 usb5e3,610  "hub@2 usb5e3,620 default x  "syscon@fd5b8000%rockchip,rk3588-pcie3-phy-grfsyscon["syscon@fd5c0000$rockchip,rk3588-pipe-phy-grfsyscon\"syscon@fd5cc000$rockchip,rk3588-usbdpphy-grfsyscon\@"syscon@fd5d4000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd]@@+"usb2phy@4000rockchip,rk3588-usb2phy@5(phyclk usb480m_phy1unophyapbBokay"otg-port{Bokay+"i2s@fddc8000rockchip,rk3588-i2s-tdm܀5(mclk_txmclk_rxhclk<qnvtx4 uotx-m Bdisabledi2s@fddf4000rockchip,rk3588-i2s-tdm@599?(mclk_txmclk_rxhclk<6qnvtx4 uotx-m Bdisabledi2s@fddf8000rockchip,rk3588-i2s-tdm߀5++'(mclk_txmclk_rxhclk<(qnvrx4 uorx-m Bdisabledi2s@fde00000rockchip,rk3588-i2s-tdm5&&"(mclk_txmclk_rxhclk<#qnvrx4 uorx-m Bdisabledpcie@fe150000*rockchip,rk3588-pcierockchip,rk3568-pcie+%05@E;JOt)(aclk_mstaclk_slvaclk_dbipclkauxpipepciP syspmcmsglegacyerr/@`Sar] bpcie-phy4 "T @ @0 @@dbiapbconfigu&+ opwrpipeBokaydefault slegacy-interrupt-controller/ "pcie-ep@fe150000rockchip,rk3588-pcie-epP @ @ @ @0dbidbi2apbaddr_spaceatu05@E;JOt)(aclk_mstaclk_slvaclk_dbipclkauxpipe + syspmcmsglegacyerrdma0dma1dma2dma3r] bpcie-phy4 "u&+ opwrpipe Bdisabledpcie@fe160000*rockchip,rk3588-pcierockchip,rk3568-pcie+%05AF<KPu)(aclk_mstaclk_slvaclk_dbipclkauxpipepciP syspmcmsglegacyerr/@`S    ar] bpcie-phy4 "T @ @@0 @@@dbiapbconfigu', opwrpipeBokaydefault  s legacy-interrupt-controller/ " pcie@fe170000*rockchip,rk3588-pcierockchip,rk3568-pcie% /05BG=LQ)(aclk_mstaclk_slvaclk_dbipclkauxpipepciP syspmcmsglegacyerr/@`S    ar q ]  bpcie-phy4 "T @ @0 @@dbiapbconfigu(- opwrpipe+Bokaydefault slegacy-interrupt-controller/ " ethernet@fe1b0000&rockchip,rk3588-gmacsnps,dwmac-4.20a  macirqeth_wake_irq(567X]40(stmmacethclk_mac_refpclk_macaclk_macptp_ref4 !u# ostmmacethj,  Bdisabledmdiosnps,dwmac-mdio+stmmac-axi-config%/?"rx-queues-configO"queue0queue1tx-queues-confige"queue0queue1sata@fe220000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci"(5c`fUp(satapmaliverxoobrefasic{+ Bdisabledsata-port@0@]  bsata-phy  phy@fed90000rockchip,rk3588-usbdp-phy{5mW(refclkimmortalpclkutmi(uoinitcmnlanepcs_apbpma_apb    Bokay "phy@fee10000rockchip,rk3588-naneng-combphy5wW (refapbpipe<L{u=Dophyapb \, nBokay" phy@fee80000rockchip,rk3588-pcie3-phy{5y(pclkuHophy \, Bokay % 0"opp-table-cluster0operating-points-v2 O" opp-1008000000 Z< a L L~ o@opp-1200000000 ZG a 4 4~ o@opp-1416000000 ZTfr a ~ o@ opp-1608000000 Z_" a P P~ o@opp-1800000000 ZkI a~~~ o@opp-table-cluster1operating-points-v2 O"opp-1200000000 ZG a L LB@ o@opp-1416000000 ZTfr a  B@ o@opp-1608000000 Z_" a B@ o@opp-1800000000 ZkI a P PB@ o@opp-2016000000 Zx) aHHB@ o@opp-2208000000 Zh allB@ o@opp-2400000000 Z  aB@B@B@ o@opp-table-cluster2operating-points-v2 O"opp-1200000000 ZG a L LB@ o@opp-1416000000 ZTfr a  B@ o@opp-1608000000 Z_" a B@ o@opp-1800000000 ZkI a P PB@ o@opp-2016000000 Zx) aHHB@ o@opp-2208000000 Zh allB@ o@opp-2400000000 Z  aB@B@B@ o@opp-tableoperating-points-v2"!opp-300000000 Z a L L Popp-400000000 Zׄ a L L Popp-500000000 Ze a L L Popp-600000000 Z#F a L L Popp-700000000 Z)' a ` ` Popp-800000000 Z/ a q q Popp-900000000 Z5 a 5 5 Popp-1000000000 Z; a P P Pchosen serial2:1500000n8adc-keys adc-keys  buttons w@ dbutton-maskrom Mask Rom  analog-soundaudio-graph-card rk3588-es8316 default.MIC2Mic JackHeadphonesHPOLHeadphonesHPOR)MicrophoneMic JackHeadphoneHeadphonesgpio-leds gpio-ledsdefaultpower-led1  #default-onhdd-led2 #disk-activitypwm-fanpwm-fan9@HS'"sdio-pwrseqmmc-pwrseq-simple5 (ext_clockdefault "regulator-typec-vinregulator-fixedX default  typec_vinLK@ LK@M."regulator-vcc12v-dcinregulator-fixed vcc12v_dcin "regulator-vcc33-io64regulator-fixed vcc33_io642Z 2ZM" regulator-vcc3v3-ekeyregulator-fixedX default! vcc3v3_ekey2Z 2ZkPM."regulator-vcc3v3-lanregulator-fixed vcc3v3_lan2Z 2ZM"tregulator-vcc3v3-mkeyregulator-fixedX default" vcc3v3_mkey2Z 2ZkM."regulator-vcc3v3-sysregulator-fixed vcc3v3_sys2Z 2ZMregulator-vcc5v0-sysregulator-fixed vcc5v0_sysLK@ LK@M".regulator-vcc5v0-usbregulator-fixedX xdefault# vcc5v0_usbLK@ LK@M."+regulator-vcc-1v1-nldo-s3regulator-fixedvcc_1v1_nldo_s3 M." compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3spi4mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocksassigned-clocksassigned-clock-ratescpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachedynamic-power-coefficient#cooling-cellsoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedportsarm,smc-idshmem#clock-cells#reset-cellsinterruptsclock-frequencyclock-output-namesinterrupt-namesrangesno-mapclock-namespower-domainsstatusmali-supplydr_modephysphy-namesphy_typeresetssnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,dis-u2-freeclk-exists-quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirkusb-role-switchremote-endpointsnps,dis_rxdet_inp3_quirk#iommu-cellsreset-names#phy-cellsphy-supplyrockchip,grfpinctrl-0pinctrl-namesfcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspenddmasdma-namesreg-shiftreg-io-width#pwm-cells#power-domain-cellspm_qosiommusreg-namesrockchip,vop-grfrockchip,vo1-grfrockchip,pmuassigned-clock-parents#sound-dai-cellsbus-range#interrupt-cellsinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapnum-lanesreset-gpiosvpcie3v3-supplyinterrupt-controllerrockchip,php-grfsnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsosnps,blensnps,wr_osr_lmtsnps,rd_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-useports-implementedhba-port-capsnps,rx-ts-maxsnps,tx-ts-maxspi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthfifo-depthcap-mmc-highspeedcap-sd-highspeeddisable-wpno-sdiono-mmcsd-uhs-sdr104vmmc-supplyvqmmc-supplybroken-cdcap-sdio-irqkeep-power-in-suspendmmc-pwrseqno-sdnon-removablemmc-hs400-1_8vmmc-hs400-enhanced-strobemmc-hs200-1_8vrockchip,trcm-sync-tx-onlydai-formatmclk-fsmbi-aliasmbi-rangesmsi-controller#msi-cellsaffinityarm,pl330-periph-burst#dma-cellsnum-csgpio-controller#gpio-cellssystem-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvcc13-supplyvcc14-supplyvcca-supplypinsfunctionregulator-enable-ramp-delayregulator-on-in-suspendregulator-suspend-microvoltpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresiscooling-devicetriprockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polaritypinctrl-1#thermal-sensor-cells#io-channel-cellsvref-supplyvbus-supplydata-rolelabelpower-rolesource-pdosbitsrockchip,u2phy-grfrockchip,usb-grfrockchip,usbdpphy-grfrockchip,vo-grfmode-switchorientation-switchsbu1-dc-gpiossbu2-dc-gpiosrockchip,pipe-grfrockchip,pipe-phy-grfgpio-rangesbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinspeer-hubvdd-supplyrockchip,dp-lane-muxrockchip,phy-grfdata-lanesrockchip,rx-common-refclk-modeopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallinux,codepress-threshold-microvoltdaishp-det-gpioroutingwidgetslinux,default-triggercooling-levelsfan-supplypwmsenable-active-highstartup-delay-us