Ð þí9c85T(5/Qualcomm Technologies, Inc. IPQ8074/AP-HK10-C2"!qcom,ipq8074-hk10-c2qcom,ipq8074,clockssleep_clk !fixed-clock=€MZxo !fixed-clock=$øMZcpuscpu@0bcpu!arm,cortex-a53nrƒpscicpu@1bcpu!arm,cortex-a53ƒpscinrcpu@2bcpu!arm,cortex-a53ƒpscinrcpu@3bcpu!arm,cortex-a53ƒpscinrl2-cache!cache‘Zpmu!arm,cortex-a53-pmu �psci !arm,psci-1.0Šsmcreserved-memory¨smem@4ab00000 !qcom,smemnJ°¯¶memory@4ac00000¯nJÀ@firmwarescm!qcom,scm-ipq8074qcom,scmsoc¨ÿÿÿÿ !simple-busphy@58000!qcom,ipq8074-qmp-usb3-phyn€Ä¨¾‚†Åauxcfg_ahbrefÑ,- Øphycommon ädisabledphy@58200 n‚0„ˆø†DëM¾‡Åpipe0öusb3phy_1_cc_pipe_clkZphy@59000!qcom,ipq8074-qusb2-phyn�€ë ¾† Åcfg_ahbrefÑ0 ädisabledZphy@78000!qcom,ipq8074-qmp-usb3-phyn€Ä¨¾{Åauxcfg_ahbrefÑ)* Øphycommon ädisabledphy@78200 n‚0„ˆø†DëM¾€Åpipe0öusb3phy_0_cc_pipe_clkZphy@79000!qcom,ipq8074-qusb2-phyn�€ë ¾ Åcfg_ahbrefÑ/ ädisabledZphy@84000!qcom,ipq8074-qmp-gen3-pcie-phyn@¼¨¾po Åauxcfg_ahbÑNO Øphycommonäokayphy@84200 nBlDHðLôëM¾sÅpipe0öpcie20_phy0_pipe_clkZphy@8e000!qcom,ipq8074-qmp-pcie-phynàĨ¾vu Åauxcfg_ahbÑRS Øphycommonäokayphy@8e200nâ0äèøëM¾yÅpipe0öpcie20_phy1_pipe_clkZmdio@90000!qcom,ipq4019-mdion d¾³Ågcc_mdio_ahb_clk ädisabledrng@e3000 !qcom,prng-een0¾(Åcore ädisableddma-controller@704000!qcom,bam-v1.7.0np@ �ϾÚÅbam_clk  ädisabledZcrypto@73a000!qcom,crypto-v5.1ns `¾ÚÛÜÅifacebuscore5:rxtx ädisabledpinctrl@1000000!qcom,ipq8074-pinctrln0 �ÐDTF`l�Zserial4-pinmux’gpio23gpio24 —blsp4_uart1 ¯Z i2c-0-pinmux’gpio42gpio43 —blsp1_i2c ¯Z spi-0-pins’gpio38gpio39gpio40gpio41 —blsp0_spi ¯Z hsuart-pins’gpio46gpio47gpio48gpio49 —blsp2_uart ¯Z qpic-pinsb’gpio1gpio3gpio4gpio5gpio6gpio7gpio8gpio10gpio11gpio12gpio13gpio14gpio15gpio16gpio17—qpic ¯Zgcc@1800000!qcom,gcc-ipq8074n€M¼ÐZhwlock@1905000!qcom,tcsr-mutexn�PÝZspmi@200f000!qcom,spmi-pmic-arb(nð@€À€€  ëcorechnlsobsrvrintrcnfg �¾ õperiph_irql�mmc@7824900!qcom,sdhci-msm-v4n‚I‚@ëhccore�{Šõhc_irqpwr_irq¾‰ŠÅifacecorexoÑ1ã`+8GV ädisableddma-controller@7884000!qcom,bam-v1.7.0nˆ@° �î¾Åbam_clk Zserial@78af000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmnŠð �k¾" Åcoreiface ädisabledserial@78b1000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmn‹ �2¾$ Åcoreiface5:txrx` jdefault ädisabledserial@78b3000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmn‹0 �4¾& Åcoreiface` jdefaultäokayspi@78b5000!qcom,spi-qup-v2.2.1n‹P �_xúð€¾ Åcoreiface5  :txrx` jdefaultäokayflash@0!jedec,spi-nornxúð€i2c@78b6000!qcom,i2c-qup-v2.2.1n‹` �`¾ Åcoreiface=€5:txrx` jdefault ädisabledi2c@78b7000!qcom,i2c-qup-v2.2.1n‹p �a¾ Åcoreiface=† 5:txrx ädisabledi2c@78b9000!qcom,i2c-qup-v2.2.1n‹� �+¾ Åcoreiface=€5:txrx ädisabledi2c@78ba000!qcom,i2c-qup-v2.2.1n‹  �,¾  Åcoreiface=† 5:txrx ädisableddma-controller@7984000!qcom,bam-v1.7.0n˜@  �’¾)Åbam_clk äokayZ nand-controller@79b0000!qcom,ipq8074-nandn›¾*) Åcoreaon5   :txrxcmd`jdefaultäokaynand@0nŠœ¯usb@8af8800!qcom,ipq8074-dwc3qcom,dwc3n¯ˆ¨ ¾|}�~Åcfg_noccoresleepmock_utmi¾|}~ ÎòtPòtP$øãÑ+ ädisabledusb@8a00000 !snps,dwc3n Í �Œñöusb2-phyusb3-phy,E^hostusb@8cf8800!qcom,ipq8074-dwc3qcom,dwc3nψ¨ ¾ƒ„ˆ…Åcfg_noccoresleepmock_utmi¾ƒ„… ÎòtPòtP$øãÑ. ädisabledusb@8c00000 !snps,dwc3nÀÍ �cñöusb2-phyusb3-phy,E^hostinterrupt-controller@b000000!qcom,msm-qgic2l�n   ¨  ýZv2m@0!arm,gic-v2m-framefnýwatchdog@b017000!qcom,kpss-wdtn p �¾umailbox@b111000!qcom,ipq8074-apcs-apps-globaln M�timer@b120000¨!arm,armv7-timer-memn frame@b120000��n   frame@b123000� � n 0 ädisabledframe@b124000� � n @ ädisabledframe@b125000� � n P ädisabledframe@b126000� � n ` ädisabledframe@b127000� � n p ädisabledframe@b128000� �n € ädisabledpci@10000000!qcom,pcie-ipq8074 n ¨€ ëdbielbiparfconfigbpciš«ÿµñöpciephy0¨�  ‚""Þ �Uõmsi�¿€ÒŽ��‘(¾zwxuvÅifaceaxi_maxi_sahbaux8Ñ|}~€�‚/Øpipesleepstickyaxi_maxi_sahbaxi_m_stickyäokay à=pci@20000000!qcom,pcie-ipq8074-gen3(n   ¨ @ ëdbielbiatuparfconfigbpciš«ÿµìñöpciephy0¨� ‚ " "Þ �4õmsi�¿€ÒKNOS(¾tqràâ#Åifaceaxi_maxi_saxi_bridgerchng@Ñuvwxyz{ƒ<Øpipesleepstickyaxi_maxi_sahbaxi_m_stickyaxi_s_stickyäokay à:timer!arm,armv8-timer0�aliasesû/soc/serial@78b3000chosenserial0memorybmemoryn@  #address-cells#size-cellsmodelcompatibleinterrupt-parentclock-frequency#clock-cellsphandledevice_typeregnext-level-cacheenable-methodcache-levelinterruptsrangesno-maphwlocksclocksclock-namesresetsreset-namesstatus#phy-cellsclock-output-names#dma-cellsqcom,eeqcom,controlled-remotelydmasdma-namesgpio-controllergpio-ranges#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-disable#power-domain-cells#reset-cells#hwlock-cellsreg-namesinterrupt-namesqcom,channelcell-indexmax-frequencymmc-ddr-1_8vmmc-hs200-1_8vmmc-hs400-1_8vbus-widthpinctrl-0pinctrl-namesspi-max-frequencynand-ecc-strengthnand-ecc-step-sizenand-bus-widthassigned-clocksassigned-clock-ratespower-domainsphysphy-namessnps,is-utmi-l1-suspendsnps,hird-thresholdsnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirkdr_modemsi-controllertimeout-sec#mbox-cellsframe-numberlinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapperst-gpiosmax-link-speedserial0stdout-path